

**Applicant(s):** Ricky Amos, et al.

**Examiner:** Matthew C. Landau

**Serial No:** 09/995,031

**Art Unit:** 2815

**Filed:** November 29, 2001

**Docket:** YOR920010633US1 (19031)

**For:** HIGH TEMPERATURE PROCESSING COMPATIBLE METAL GATE ELECTRODE  
FOR pFETs AND METHOD FOR FABRICATION

**Confirmation No:** 9669

**Dated:** February 13, 2007

## **EXHIBIT A**

# Advanced high- $\kappa$ dielectric stacks with polySi and metal gates: Recent progress and current challenges

E. P. Gusev  
V. Narayanan  
M. M. Frank

*The paper reviews our recent progress and current challenges in implementing advanced gate stacks composed of high- $\kappa$  dielectric materials and metal gates in mainstream Si CMOS technology. In particular, we address stacks of doped polySi gate electrodes on ultrathin layers of high- $\kappa$  dielectrics, dual-workfunction metal-gate technology, and fully silicided gates. Materials and device characterization, processing, and integration issues are discussed.*

## 1. Introduction

The enormous growth of microelectronics over the past four decades and, as a result, the significant progress of information technology in general are based, to a large extent, on a simple gift of nature, the  $\text{SiO}_2/\text{Si}$  system. This is especially true because ultrathin gate dielectrics in MOSFETs remain the key element in conventional silicon-based microelectronic devices. Since the very beginning of the microelectronics era, the  $\text{SiO}_2$  gate oxide has played a critical role in device performance and scaling [1–6]. Whereas the thickness of the  $\text{SiO}_2$  gate oxide in the first transistors was a few hundred nanometers, the functionality and performance of state-of-the-art devices currently rely on gate oxides that are just a few atomic layers ( $\sim 1\text{--}2\text{ nm}$ ) thick. Until very recently, the (evolutionary) scaling of the gate dielectric (and ULSI devices in general) has been accomplished by shrinking physical dimensions. As the physical thickness of  $\text{SiO}_2$ -based gate oxides approaches  $\sim 2\text{ nm}$ , a number of fundamental problems arise. In this ultrathin regime, some key dielectric parameters degrade: gate leakage current, oxide breakdown, boron penetration from the polysilicon gate electrode, and channel mobility [1, 3]. Each of the parameters is vital for device operation. In other words, the conventional device-scaling scenario involving scaling down  $\text{SiO}_2$ -based dielectrics below  $1\text{ nm}$  becomes impractical.

The solution is to replace conventional  $\text{SiO}_2$  gate oxides with a material having higher permittivity. High- $\kappa$  insulators can be grown physically thicker for the same

(or thinner) equivalent electrical oxide thickness (EOT), thus offering significant gate leakage reduction, as demonstrated by several research groups [7–10]. Significant progress has been achieved in terms of the screening and selection of high- $\kappa$  insulators, understanding their material and electrical properties, and their integration into CMOS technology [7–10]. After almost a decade of intense research, the family of hafnium-oxide-based materials, such as  $\text{HfO}_2$ ,  $\text{HfSi}_x\text{O}_y$ ,  $\text{HfO}_x\text{N}_y$ , and  $\text{HfSi}_x\text{O}_y\text{N}_z$ , emerges as a leading candidate to replace  $\text{SiO}_2$  gate dielectrics in advanced CMOS applications [11–23]. It has also become evident in the last few years that only replacing the gate insulator, with no concurrent change of electrode material (currently heavily doped polySi), may not be sufficient for device scaling. Polysilicon gate electrodes are known to suffer from a polySi depletion effect (equivalent to a  $\sim 0.3\text{--}0.4\text{-nm}$ -thick parasitic capacitor), which cannot be ignored for sub- $2\text{-nm}$  gate stacks. Therefore, research on dual-workfunction metal-gate electrodes is gaining momentum, since conventional gate stacks are approaching a limit to scaling as a means of improving performance for nano-CMOS (i.e., sub- $65\text{-nm}$ ) technologies.

It is the purpose of this paper to review our current understanding of advanced metal-gate/high- $\kappa$  stacks from the perspective of integrating both basic materials and devices. Reliability is also an important factor, especially for long-term device operation. Some reliability aspects of advanced gate stacks are covered in the paper. More

©Copyright 2006 by International Business Machines Corporation. Copying in printed form for private use is permitted without payment of royalty provided that (1) each reproduction is done without alteration and (2) the Journal reference and IBM copyright notice are included on the first page. The title and abstract, but no other portions, of this paper may be copied or distributed royalty free without further permission by computer-based and other information-service systems. Permission to republish any other portion of this paper must be obtained from the Editor.

0018-8646/06/\$5.00 © 2006 IBM

detailed results and focused discussion on this important topic can be found in a recent dedicated review by IBM researchers in [24]. The use of high- $\kappa$  dielectrics is one of the most critical challenges in CMOS device scaling, and, as such, it is being aggressively tackled worldwide by many researchers and engineers in academic, industrial, and government laboratories. In this review, we focus specifically on the work and progress achieved in the IBM laboratories over the past five years. The paper is organized as follows. In Section 2, we discuss progress and challenges in the integration of high- $\kappa$  materials with polySi gates. Historically, using polySi gates with high- $\kappa$  dielectrics was believed to be a "simple" solution to overcome limits to  $\text{SiO}_2$  scaling in the tunneling regime when gate leakage became too severe. It was the reason why early work in the high- $\kappa$  area was dominated by devices with polySi electrodes. It was later realized that the polysilicon electrode was not an ideal solution, for reasons of thickness scaling and threshold voltage control; as a result, the focus shifted to metal gates, an even more challenging area. The current status of research and development in this area is reviewed in Section 3. It is demonstrated that metal gates do offer extraordinary scaling potential to an electrical inversion thickness of almost 1 nm. At the same time, dual-workfunction control of  $n^+$  and  $p^+$  Si band edges remains a challenge. As discussed in Section 4, fully silicided (FUSI) gates combine the integration benefits of polySi devices and metal-like behavior without polySi depletion effects.

## 2. PolySi/high- $\kappa$ gate stacks and Hf-based gate dielectrics

PolySi-based devices are usually annealed at high temperatures ( $>1,000^\circ\text{C}$ ) in order to activate dopants in the gate and source/drain regions. The requirements of thermal stability in contact with the polySi gate electrode and negligible metal diffusion into the Si channel have virtually ruled out successful integration of high- $\kappa$  materials such as  $\text{ZrO}_2$  [25, 26] and  $\text{Al}_2\text{O}_3$  [27] that once were under intense investigation. Even with Hf-based materials, a number of challenges remain, perhaps most significantly regarding the thermal stability of the dielectric, electrical thickness scaling, carrier mobility, p-FET threshold voltage, and long-term stability/reliability under device operation conditions. In the following sections we review how such considerations have recently guided the development of Hf-based gate stack materials for polySi-gated devices.

### Thermal stability

In contrast to  $\text{ZrO}_2$  [25, 26], no detrimental silicide formation occurs with  $\text{HfO}_2$  in contact with polySi gates. However, polySi/ $\text{HfO}_2$  gate stacks do undergo substantial

changes during thermal processing. Dopant activation requires annealing to temperatures of  $\sim 1,000^\circ\text{C}$  or more, much higher than crystallization temperatures of amorphous  $\text{HfO}_2$ . Depending on  $\text{HfO}_2$  thickness, crystallization into predominantly monoclinic polycrystalline films occurs at  $300\text{--}500^\circ\text{C}$  [28–31]. Also, the formation of additional interfacial  $\text{SiO}_2$  is often observed [32], degrading gate stack capacitance. This is discussed in more detail in the next subsection.

In the early stages of work on  $\text{HfO}_2$ , it was believed that grain boundaries in polycrystalline films might constitute electrical leakage paths, giving rise to dramatically increased gate leakage currents. Experimentally, only minor, if any, increase in leakage with polycrystalline  $\text{HfO}_2$  has been observed [29]. However, amorphous high- $\kappa$  layers may be preferred for other reasons.

For example, it has been suggested that heterogeneous grain orientations in the dielectric layer may give rise to spatially varying electric fields and thus cause carrier scattering, thereby degrading mobility. Also, with continuing scaling, the gate length will become comparable to the  $\text{HfO}_2$  grain diameter. According to the International Technology Roadmap for Semiconductors [33], the physical gate length of high-performance devices is projected to reach 18 nm by 2010. This may cause detrimental device-to-device variations in leakage, threshold voltage, etc. Also, integration issues such as line-edge roughness at the bottom of the gate stack during gate stack etch may then arise. We note, however, that so far there is little experimental evidence to support the above concerns.

Finally, grain boundaries in poly- or nano-crystalline material were recently claimed to be responsible for localized unoccupied states below the metal d-state-derived conduction band edge in  $\text{ZrO}_2$  and other transition-metal (and rare-earth) oxide films [34]. Such defect states have been observed by optical and X-ray absorption spectroscopy as well as by photoconductivity measurements [34]. Indeed, band-edge defect states have recently been shown to occur in  $\text{HfO}_2$  if and only if the dielectrics exhibit crystallinity as detected by infrared spectroscopy, X-ray diffraction (XRD), and vacuum ultraviolet spectroscopic ellipsometry (VUV-SE) [35]. This is exemplified by the imaginary part  $\epsilon_2$  of the dielectric function for  $\text{HfO}_2$  films grown by atomic layer deposition (ALD), as displayed in Figure 1. When  $\text{HfO}_2$  thickness (and concomitantly crystallinity) is increased, an absorption feature emerges at  $\sim 5.8\text{ eV}$ , i.e.,  $\sim 0.2\text{--}0.3\text{ eV}$  below the bandgap. The same correlation between crystallinity and electronic defects holds also for other  $\text{HfO}_2$  growth chemistries [35]. These observations are significant from a device perspective, since they may be related to the finding that Frenkel–Poole hopping

through  $\text{HfO}_2$  gate dielectrics occurs via trapping sites located a few tenths of an eV below the  $\text{HfO}_2$  conduction band edge [36]. Ultimately, it is unlikely that such states will be a limiting factor in high- $\kappa$ -based CMOS technologies, since they line up close to the insulator band edge and are therefore not accessible at the low gate voltages employed in high-performance and low-power technologies. However, at present it is not clear whether additional grain-boundary-induced defect states exist deeper in the bandgap. It therefore appears preferable to employ amorphous high- $\kappa$  materials.

In order to prevent gate dielectric crystallization and to minimize interfacial  $\text{SiO}_2$  formation, the thermal stability of the  $\text{HfO}_2$  dielectric must be increased. This can be achieved by addition of Al [29, 37, 38], Si [31, 35], and/or N [39].  $\text{HfAlO}$  gate dielectrics have often been found to reduce carrier mobility, possibly due to fixed charge near the high- $\kappa$ /channel interface [38]. Therefore, most researchers have recently concentrated on  $\text{HfSiO}$  and  $\text{HfSiON}$ .

Substantially increased thermal stability is achieved for example at a comparatively low Si content of  $\text{Si}/(\text{Hf} + \text{Si}) = 20\%$ .<sup>1</sup> Even after rapid thermal anneals to 1,000°C for 5 s, such films do not exhibit any infrared phonon modes characteristic of monoclinic  $\text{HfO}_2$ , in contrast to what is observed from as-deposited  $\text{HfO}_2$  films formed under the same conditions. It is likely that the  $\text{HfSiO}$  remains mostly amorphous, although partial crystallization into the tetragonal or orthorhombic phase cannot be excluded [31]. However, after longer 900–1,000°C anneals,  $\text{HfSiO}$  may still crystallize and decompose into  $\text{HfO}_2$  and  $\text{SiO}_2$  [28, 31, 39, 40, 41]. Further increased thermal stability can be achieved by additionally introducing N. The tendency to crystallize under extended 1,000°C dopant activation anneals is completely suppressed in  $\text{HfSiON}$  with a N content of  $\text{N}/(\text{O} + \text{N}) > 10\%$  [39]. In addition, boron penetration is more effectively prevented by  $\text{HfSiON}$  than by  $\text{HfSiO}$  [39, 41].

### Electrical thickness scaling

In broad terms, the electrical thickness of  $\text{Hf}(\text{Si})\text{O}(\text{N})/\text{SiO}(\text{N})$  gate dielectrics is determined by the sum of the electrical thickness of the high- $\kappa$  layer and the interfacial  $\text{SiO}(\text{N})$  layer (if present). Therefore, a combination of strategies may be pursued in order to minimize total electrical thickness, each posing its own challenges:

- *Minimize high- $\kappa$  thickness*, while maintaining a) a closed high- $\kappa$  layer and b) sufficient Hf content of the gate stack as a whole, ensuring a gate leakage advantage over pure  $\text{SiON}$  gate dielectrics.

<sup>1</sup>M. M. Frank and L. F. Edge, unpublished work.




Figure 1

Imaginary part  $\epsilon_2$  of the dielectric function, determined from VUV-SE data, for 5- and 40-nm-thick ALD-grown  $\text{HfO}_2$  films. The 40-nm data has been offset vertically for clarity.

- *Minimize the interfacial  $\text{SiO}(\text{N})$  thickness*, while maintaining a) sufficient/appropriate Si surface functionalization to ensure good (near-homogeneous) high- $\kappa$  nucleation and hence a closed layer, and b) high carrier mobility.
- *Increase N concentration* in the interfacial  $\text{SiO}(\text{N})$  and high- $\kappa$  layers in order to increase the dielectric constant and reduce interfacial layer growth during thermal processing, while maintaining a) low charge trapping and b) high carrier mobility.

In this subsection, we review various surface preparation and process approaches to optimize interfacial layer thickness and high- $\kappa$  nucleation, and in particular to address the scaling benefit of interfacial nitrogen. The scaling benefit of  $\text{HfSiO}$  nitridation is discussed below in conjunction with the impact of N on charge trapping and carrier mobility.

Chemically or thermally grown *silicon oxide films*, preferably with a high density of terminal hydroxyl groups, represent excellent nucleation layers for many ALD- and CVD-based high- $\kappa$  growth processes [42]. However, their thickness typically ranges from 0.5 to more than 1 nm, contributing significantly to the total electrical thickness. This has motivated the development of alternative surface preparation schemes.

In an attempt to fabricate atomically sharp Si/high- $\kappa$  interfaces, oxide-free *H-terminated  $\text{Si}(\text{H}/\text{Si})$  substrates* have been utilized. Such  $\text{H}/\text{Si}(100)$  can be prepared quickly and reproducibly by a hydrofluoric acid (HF) wet etch of  $\text{SiO}_2/\text{Si}$ , with subsequent water rinse [43]. Such substrates are remarkably resistant to oxidation in laboratory air, and even in  $\text{O}_2$ - or  $\text{H}_2\text{O}$ -containing environments at temperatures as high as 300°C. (For a

comprehensive review of H/Si reactivity with respect to  $O_2$ ,  $H_2O$ ,  $NH_3$ , and high- $\kappa$  precursors, see [44].) While this low surface reactivity may be advantageous in terms of oxidation resistance, it also causes the poor nucleation characteristics of many ALD-grown high- $\kappa$  films, resulting in nonlinear growth kinetics and the formation of discontinuous and electrically leaky gate stacks. Prominent examples are the popular  $HfCl_4/H_2O$  process for  $HfO_2$  growth [30, 42, 45], as well as other water-based ALD processes employing metal precursors that are designed to react with surface  $-OH$  groups, such as  $ZrCl_4$  for  $ZrO_2$  growth [26, 46] and  $Al(CH_3)_3$  for  $Al_2O_3$  growth [44–46]. Nucleation can be enhanced, and more linear growth achieved, if *in situ* activation of the H/Si surface by a more reactive oxygen precursor such as  $O_3$  is performed. However, this comes at the expense of substantial interfacial  $SiO_2$  formation during growth [47, 48].

A simple way to overcome poor ALD nucleation on H/Si without employing a more reactive O precursor is via *initial extended H/Si exposure to  $Al(CH_3)_3$* . During exposures  $\sim 1,000$  times larger than what is commonly employed in ALD, metal-organic functional groups are introduced onto the Si surface [44, 45, 49]. Such groups are reactive toward the water precursor. On Al-organic functionalized Si, improved  $HfO_2$  and  $Al_2O_3$  nucleation is achieved [44, 45, 49]. (Note that, by contrast, large initial  $H_2O$  exposures of H/Si leave the H termination nearly unaffected and therefore do not lead to enhanced high- $\kappa$  growth [44, 45, 49].) A possible shortcoming of Al-organic functionalization is the excessive  $Al(CH_3)_3$  exposure times required with currently available ALD equipment. Also, in view of  $HfAlO$ -induced mobility degradation [38], tests must be made to determine whether Al located near a  $HfO_2$ /channel interface is acceptable.

Another approach to optimize nucleation and minimize interfacial  $SiO_2$  formation on H/Si is based on *ALD growth at reduced temperatures* (e.g., 50–100°C). Interfacial  $SiO_2$  formation thus is prevented using both the  $Al(CH_3)_3/H_2O$  process for  $Al_2O_3$  growth<sup>2</sup> and the tetrakis(ethylmethylamino)hafnium/water process for  $HfO_2$  growth<sup>2</sup> [50].

To passivate the surface and prevent oxidation, hydrogen may be replaced with other atomic species as surface passivant. For example, monolayer *chlorine passivation* is achieved by a simple  $Cl_2$  gas treatment of H/Si [51], where reaction rates may be enhanced by ultraviolet (UV) light [52]. Preliminary evaluation indicates a minor thickness advantage over SiON interfaces, but nucleation is poor [53].

Like oxide-based substrates, nitride-based interfaces such as *high-nitrogen-concentration SiON* or pure *silicon nitride* often are good nucleation layers [30, 54, 55]. In addition, nitridation increases interface permittivity (e.g.,  $k_{SiO_2} = 3.9$ ;  $k_{Si_3N_4} = 7$ –8) and thermal stability. This scaling benefit can be realized, for example, with interfacial Si(O)N layers fabricated by H/Si anneal in  $NH_3$  at 650°C to form thin  $Si_3N_4$  [55, 56], optionally followed by an oxidizing anneal in NO [57]. PolySi/HfSiO stacks on such high-nitrogen-content films exhibit lower electrical thickness (EOT) than on 1.1-nm low-N-content SiON control substrates, even in cases in which physical thickness is greater [57]. The main concern with high-nitrogen-content interfaces is carrier mobility loss, as discussed below.

To conclude, we note that despite promising results with unconventional Si surface treatments (such as chlorination or metal-organic functionalization), most work in the high- $\kappa$  field still relies on hydrogen termination and on  $SiO_2$  or low-nitrogen SiON films. Such substrates can be prepared quickly and cost-effectively with conventional manufacturing equipment.

### Carrier mobility

High- $\kappa$  materials have often been observed to degrade carrier mobility in the transistor channel. A number of mechanisms have been held responsible, most significantly remote phonon scattering through emission or absorption of low-energy phonons in the high- $\kappa$  material [58] and remote Coulomb scattering off fixed or trapped charges in the gate dielectric. Over time, reported mobilities with nominally similar gate stacks generally have improved. This suggests that certain defects in the high- $\kappa$  materials such as electrical trap sites and impurities giving rise to fixed charges can be minimized by process engineering.

However, remote phonon scattering has been central in the debate regarding mobility degradation since, if significant, it could fundamentally limit the performance of  $HfO_2$ -based devices. A possible solution is based on the incorporation of Si into the  $HfO_2$ , modifying the vibrational properties. Since Si–O bonds are stiffer than Hf–O bonds, soft phonon modes are reduced in intensity. The consequent drop in the remote phonon scattering cross section has been predicted to result in near-complete carrier mobility recovery when  $ZrO_2$  is replaced by  $ZrSiO_4$  [58]. The same physics holds for hafnium silicates,<sup>2</sup> as experimentally proven by Ren and colleagues [59]. The mobility advantage comes at the expense of a reduced dielectric constant (20–25 for  $HfO_2$  compared to 10–15 for  $HfSiO$ ), a tradeoff that must be taken into account when optimizing overall device performance by tuning the composition of Hf-based dielectrics.

<sup>2</sup>M. M. Frank, Y. Wang, M.-T. Ho, R. T. Brewer, and Y. J. Chabal, "Hydrogen Barrier Layer Preventing Silicon Oxidation During Atomic Layer Deposition of  $Al_2O_3$  and  $HfO_2$ ," in preparation.

Carrier mobility and thermal stability have likely been the main characteristics driving the shift in industry focus from polySi/HfO<sub>2</sub> to polySi/HfSiO(N) gate stacks. Indeed, even Si concentrations in HfSiO as low as Si/(Hf + Si) = 20% have been shown to enable excellent mobilities. For example, we have fabricated polySi/HfSiO/SiON n-FETs with EOT = 1.6 nm that exhibit electron peak mobility identical to that of low-N-content SiON control devices [60]. High-field electron mobility was degraded by only ~10%. Given a leakage reduction factor of >1,000 compared with SiON control devices with the same EOT, such gate stacks are serious contenders for low-power applications.

Whether the observed mobility improvements achieved by the introduction of Si into the HfO<sub>2</sub> are due mainly to the drop in remote phonon scattering is still under debate. Reduced charge trapping is another possible cause, since this would reduce the Coulomb scattering rate. The charge-trapping behavior of HfSiO is indeed better than that of HfO<sub>2</sub> [59].

Nitrogen is often introduced into high- $\kappa$  gate stacks to enhance thermal stability and reduce electrical thickness, as discussed briefly above. However, carrier mobility is usually reduced, e.g., for HfSiO on Si<sub>3</sub>N<sub>4</sub> interface layers [56]. This is illustrated in Figure 2, which shows n-FET electron mobility for various HfSiO/Si(O)N gate stacks. Mobility at high field (black symbols) was extracted from full mobility curves (inset) measured using the split C-V technique [61, 62]. With interfacial Si<sub>3</sub>N<sub>4</sub> formed by an NH<sub>3</sub> anneal of H/Si at 650°C (N areal density  $\sim 2 \times 10^{15}$  N/cm<sup>2</sup>), high-field mobility is degraded by 20–25% compared with low-N-content interfacial SiON layers ( $\sim 7 \times 10^{14}$  N/cm<sup>2</sup>). Even upon introduction of O into the nitride using NO gas anneals at 700–800°C, mobility recovers only marginally. When interpreting such data, it is noteworthy that high nitrogen concentrations usually reduce mobility even with conventional SiON gate dielectrics [63]. Since nitrogen is known to create fixed charge in SiON [64, 65], it seems natural to hold Coulomb scattering by fixed charges responsible for the mobility loss both in SiON and high- $\kappa$  stacks. However, other physical causes also may underlie the observed N-induced mobility degradation in high- $\kappa$  gate stacks. Three scenarios may explain an observed mobility reduction: a) Slow interface states (areal density  $N_{it}$ ) or b) fixed charges (areal density  $N_{ox}$ ) cause Coulomb scattering of channel electrons; or c) charge trapping causes Coulomb scattering or induces hysteresis which distorts the inversion charge and mobility measurement.

A combination of electrical measurement techniques aids in assessing which of these mechanisms is dominant in mobility degradation [57]. To address scenario a),  $N_{it}$  was measured by amplitude-sweep charge pumping. Independently of O content, all nitride-based interfaces





Figure 2

High-field electron mobility (at inversion charge density  $N_{inv} = 10^{13}$  cm<sup>-2</sup>) as a function of inversion thickness ( $T_{inv}$ ) values for various Si(O)N processes (see text) and HfSiO thicknesses. Black: as-measured. White: after  $N_{it}$  correction. Inset: Electron mobility as a function of  $N_{inv}$  for various Si(O)N processes at a HfSiO thickness of 3 nm.

exhibited 3–5 times higher  $N_{it}$  ( $1.3\text{--}1.9 \times 10^{11}$  cm<sup>-2</sup>) than low-nitrogen-content control SiON interfaces. In order to establish whether this  $N_{it}$  difference is sufficient to explain the mobility loss, a corrected mobility was calculated that would be measured if  $N_{it}$  could be reduced to zero without otherwise modifying the gate stacks.<sup>3</sup> After this correction, the mobility trend with N and O content remained virtually unchanged (Figure 2, white symbols), demonstrating that mechanisms other than slow interface states are predominantly responsible for N-induced mobility loss. Scenario b), by contrast, was supported by C-V measurements: threshold voltage  $V_t$  is  $\sim 0.1$  V lower with all Si<sub>3</sub>N<sub>4</sub>-based interfaces than with the control SiON interface. This shift corresponds to an areal density of positive fixed charge of  $N_{ox} \sim 8 \times 10^{11}$  cm<sup>-2</sup> (broadly consistent with [56]), independent of O content.  $N_{ox}$  thus is significantly higher than  $N_{it}$  and can quantitatively explain the observed mobility loss with reoxidized nitride interfaces [57]. With pure nitride interfaces, distortion of the inversion charge measurement due to transient charging c) occurs in addition [57]. However, fixed charge likely is the main cause of carrier mobility loss with interfacial N [57].

Nitridation of HfSiO layers similarly has often been reported to degrade mobility. However, this is not a universal result. Recent experimental studies indicate that

<sup>3</sup>K. Maitra, V. Misra, B. P. Linder, V. Narayanan, E. P. Gusev, M. M. Frank, and E. Cartier, *Appl. Phys. Lett.* (submitted).



**Figure 3**

Electron mobility with 3 nm top-nitrided HfSiON with  $[N/(N + O)] \sim 21\%$ , compared with low-N-content SiON.

mobility impact is greatest if nitridation conditions allow N to permeate the entire HfSiO film, while near-surface nitridation preserves mobility [39]. This indicates that N in or close to the interfacial layer has by far the greatest impact on mobility. Possible reasons for this are a) the rapidly decaying electrical field strength around a fixed charge, giving rise to simultaneously dropping Coulomb scattering cross sections; and b) a lower fixed charge per N atom in HfSiON than in SiON.

Good electron mobility with HfSiON/SiO<sub>2</sub> is demonstrated in **Figure 3**. Appropriate low-temperature plasma nitridation conditions ensured a high proportion of near-surface N [57]. Under such conditions, gate stacks incorporating such HfSiON showed N-induced  $T_{inv}$  reduction by up to 0.1 nm, confirming the scaling benefit of N. At N concentrations as high as  $[N/(N + O)] \sim 21\%$ , the N-induced  $V_{fb}/V_t$  shift to more negative values is smaller than 0.02 V, showing that little positive fixed charge is created far from the gate electrode. Trap density remains low as well. As expected on the basis of our discussion of the mobility degradation mechanisms with interfacial N, mobility is nearly identical to that of a low-N-content SiON control (**Figure 3**).

Summarizing this section, the replacement of HfO<sub>2</sub> by HfSiO has led to mobility improvements, through reduced remote phonon and/or Coulomb scattering. Additional N incorporation helps optimize thermal stability and electrical thickness. However, N near the channel reduces carrier mobility through Coulomb scattering by fixed charges. N incorporation near the top of the HfSiO is therefore the method of choice.

#### Threshold voltage

The threshold voltages of polySi-gated high- $\kappa$  n-FETs and p-FETs usually deviate from the ideal values

achieved with corresponding SiO(N) devices. Using Hf-based high- $\kappa$  materials, in particular, n-FET  $V_t$  is usually found to be more positive by  $\sim 0.2$  V, while p-FET  $V_t$  is more negative by  $\sim 0.6$  V [66–69]. While threshold voltages can be tuned to their optimum values through device engineering, for example by an appropriate choice of halo implant design or by counterdoping, device performance degrades with excessive tuning. It is likely that n-FET devices can be designed in such a way as to offset the materials-induced shift of  $\sim 0.2$  V. By contrast, given the  $\sim 0.6$ -V shift for p-FET devices, one cannot rely on implant engineering alone in order to fabricate good-performance Hf-based polySi/high- $\kappa$  devices. The gate stack itself must be understood and modified. In the following, we first summarize some observations regarding the impact on  $V_t$  of processing conditions and materials composition. We then review the current understanding of the underlying physical mechanisms causing the increased p-FET threshold voltage. Finally, we discuss recent attempts to control p-FET  $V_t$  and demonstrate that improvement by  $\sim 0.3$  V can be achieved by appropriate design of the gate stack alone [60], rendering p-FETs with good performance possible.

The fact that laboratories worldwide—using a wide variety of process equipment and chemicals to fabricate gate stacks—report nearly identical p-FET  $V_t$  shifts of  $\sim 0.6$  V from the target value suggests that a fundamental physical or chemical phenomenon is responsible. We have tested whether tuning of processing details, in particular choice of dopant, method of doping (implant vs. *in situ* doping with CVD precursors), and thermal processing, can help control  $V_t$ . To this end, the  $V_{fb}/V_t$  shifts were measured after such critical gate-stack fabrication steps [70]. Measurements even with undoped and unactivated polySi gates were made possible by recording electrical data at elevated device temperatures (up to 200°C) in order to ensure sufficient conductivity. The results indicated that  $V_{fb}/V_t$  ratios are largely set during polySi deposition and remain virtually unchanged during gate implantation and thermal activation, independent of the p-type dopant (B, Al, Ga). The p-FET  $V_t$  shift is thus a fundamental phenomenon that is not easily prevented by employing modified polySi/Hf(Si)O(N) formation conditions. A reaction of Si with the Hf-based material, occurring already during polySi deposition, appears to be the root cause for the poor  $V_{fb}/V_t$  control.

The introduction of Si or N into the Hf-based layer has a limited impact on  $V_t/V_{fb}$ . As expected, when utilizing HfSiO with increasing Si content,  $V_{fb}$  gradually approaches the value observed with SiO<sub>2</sub> (**Figure 4**, inset) [67, 69–72]. However, in order to bring  $V_t$  to within less than 0.3 V from the target value, Hf contents below  $\sim 20\%$  are required. At such compositions, the dielectric constant is only marginally higher than for SiON, making



implementation unattractive. As mentioned above, fixed charge from N incorporated into the gate stacks (in particular, into the bottom interface) is another means of controlling  $V_t$ . However, only a limited degree of  $V_t$  improvement (by up to  $\sim 0.1$  V) is achieved in this manner, at the expense of mobility loss [57].

Recent experimental evidence indicates that oxygen plays a prominent role in the p-FET  $V_t$  shift phenomenon. It was demonstrated that oxidation of the polySi/high- $\kappa$  stack by lateral indiffusion of oxygen can alleviate the p-FET  $V_t$  shift of transistor devices with channel lengths below  $\sim 1$   $\mu\text{m}$  at the expense of EOT [73]. Also, optical spectroscopy was used to relate trap levels in  $\text{HfO}_2$  to oxygen deficiencies [74]. It is likely that these results are related to recent findings for metal/high- $\kappa$  gate stacks, which are discussed in detail in the next section. There, it is demonstrated that p-FET  $V_t$  can vary by as much as 0.75 V, depending on  $\text{O}_2$  partial pressure and temperature during post-deposition gas anneals [75].

Fermi-level pinning has often been invoked as a fundamental mechanism causing the  $V_t$  shift, in analogy with a phenomenon that has long impeded successful fabrication of high-quality gate stacks on compound semiconductors [76, 77]. Fermi-level pinning is caused by a high areal density of interface states whose occupation changes as the gate voltage is swept from conditions of accumulation to inversion. The interface states partially screen the electric field from the gate electrode, preventing it from reaching the channel. The extent of gate-induced tuning of the channel carrier occupancy is thus greatly reduced. In the first detailed discussions of the p-FET  $V_t$  shift with Hf-based high- $\kappa$  materials [67–69], it was argued that Fermi-level pinning just below the polySi conduction band is caused by Hf–Si bonds at the high- $\kappa$ /polySi interface. Direct physical evidence for such bonds is scarce, but this picture is broadly consistent with the experimentally observed impact of oxygen deficiencies on  $V_t$ .

However, defect levels and fixed charge in the Hf-based gate dielectric itself may similarly cause  $V_t$  shifts. It has been reported, for example, that O vacancy formation in  $\text{HfO}_2$  is energetically favorable when the  $\text{HfO}_2$  is in contact with a p-doped polySi gate, since such defect states are stabilized by the transfer of two electrons to the gate electrode [74, 78, 79]; this transfer cannot occur in contact with an n-doped polySi gate. Positive fixed charge is thus created inside the  $\text{HfO}_2$ , shifting the p-FET  $V_t$  to more negative values, which provides an explanation for the experimentally observed  $V_t$  behavior.

More generally, potential physical causes for fixed charge are vacancies or interstitials, foreign atoms such as Si, N, or gate dopants diffused into the high- $\kappa$  layer. Si and N are not candidate species causing the p-FET  $V_t$  problem, since N-free  $\text{HfO}_2/\text{SiO}_2$  stacks suffer from it, and since the intentional introduction of Si partially




Figure 4

EOT and composition (inset) dependence of  $V_b$  shift for polySi-gated p-FETs with HfSiO gate dielectric. From [70], with permission; ©2004 IEEE.


alleviates the issue (see below). The impact of gate dopants was excluded by the careful experimental studies discussed above [70].

Owing to the accumulating evidence regarding the importance of O, and a better understanding of the electronic structure and formation enthalpy of O vacancies in  $\text{HfO}_2$ , such vacancies are currently considered to be the most likely origin of the  $V_t$  shifts. However, more physical characterization experiments are required in order to conclusively distinguish such defects from interfacial Hf–Si bonds.

From a technological perspective, it is critical to determine whether the p-FET  $V_t$  can be shifted closer to the target value by choosing appropriate processing conditions. As mentioned above, lateral oxidation of the high- $\kappa$  layer brings partial relief for short-channel devices [73]. However, the concomitant growth of  $\text{SiO}_2$  at the gate electrode interface increases the EOT, O indiffusion and hence  $V_t$  are dependent on channel length, and it is unclear whether the O content of the gate stack can be maintained during the entire device fabrication process. These factors limit the implementation of lateral oxidation.

Motivated by the Hf–Si bond theory, efforts have recently concentrated on thin dielectric cap layers inserted between the Hf-based dielectric and the polySi electrode. However, success with this approach has been mixed, notably weakening the Hf–Si bond theory. For example,  $\text{Si}_3\text{N}_4$  [70–72],  $\text{SiC:H}$  [72], and  $\text{HfON}$  [80] cap layers lead to only very small  $V_t$  improvement. With  $\text{SiO}_2$  cap layers, moderate  $V_t$  improvement (by 0.3 V) has been achieved at a cap thickness of 1 nm [71] (though dissimilar results have been reported [72]). However,  $\text{SiO}_2$  capping severely limits thickness scaling and effectively defeats the purpose of introducing high- $\kappa$  materials.





**Figure 5**

(a) Split  $C$ - $V$  characteristics for AlN-capped p-FET and AlN-capped/etched n-FET high- $\kappa$  stacks on two interfaces compared with conventional HfSiO and SiON. (b)  $I_d$ - $V_g$  characteristics for AlN-capped p-FET (BOT = 1.9 nm) and AlN-capped/etched n-FET (EOT = 2.0 nm) high- $\kappa$  stacks compared with SiON. From [60], with permission; ©2005 IEEE.

Several studies have concentrated on  $\text{Al}_2\text{O}_3$  cap layers, often grown by ALD. Reported improvements range from 0.1 to 0.3 V on HfSiO [70, 81, 82] to 0.6–0.7 V on HfAlO [83]. These variations indicate that process control may be an issue. The most likely mechanism of  $V_t$  improvement is through negative fixed charge introduced into the Hf-based material by the Al, as is the case for HfAlO gate dielectrics [38]. A possible concern with  $\text{Al}_2\text{O}_3$  cap layers is charge trapping under operation conditions, which is a known issue for pure  $\text{Al}_2\text{O}_3$  gate dielectrics [14]. In  $\text{Al}_2\text{O}_3$ /HfSiO stacks, however, the degree of trapping inside the HfSiO appears to be essentially independent of cap thickness [84]. Still, it may be beneficial to reduce cap thickness to a minimum, since with increasing cap thickness the distance of the trap

sites from the gate electrode increases and, in turn, the  $V_{th}$  shift induced by trapped charges increases.

Recently, aluminum nitride (AlN) was introduced as a novel cap material that reproducibly ensures sufficient  $V_t$  improvement at very low cap thickness and high effective permittivity [60, 85]. Hf-based stacks were thus engineered such that the n-FET and p-FET  $V_t$  are sufficiently low, with excellent device characteristics. To this end, the AlN cap was deposited onto the HfSiO on both p-FETs and n-FETs, and subsequently etched off the n-FETs. Selective capping of p-FETs only is thus achieved. Separate wafers were employed, but full CMOS integration is possible through a masking/etching scheme.

Figure 5(a) shows  $C$ - $V$  curves for optimized p-FET and n-FET polySi/(AlN)/HfSiO gate stacks [60]. The physical thickness of the AlN cap is only 0.4 nm; more significantly, because of the high dielectric constant of the AlN, this cap contributes only 0.1 nm to the total EOT, ensuring scalability [85]. The p-FET  $V_t$  shift is reduced to only  $-0.22$  V to  $-0.31$  V compared with a SiON control, depending on the Si/high- $\kappa$  interface layer. For n-FETs, we find  $\Delta V_t = 0.21$  V, similar to conventional polySi/Hf(Si)O stacks. Thus, we obtain nearly symmetric  $C$ - $V$  characteristics with low  $V_t$ . These findings are confirmed by  $I_d$ - $V_g$  data [Figure 5(b)]. A small subthreshold swing of 71 mV/dec indicates that the interface state density is low. This was confirmed by amplitude sweep charge pumping data, which demonstrates that n-FET  $D_{it} \sim 10^{10} \text{ eV}^{-1}\text{-cm}^{-2}$  and p-FET  $D_{it} \sim 7 \times 10^{10} \text{ eV}^{-1}\text{-cm}^{-2}$  [60]. The p-FET  $V_t$  improves slightly with decreasing thickness [60], indicating further scalability. Also, the  $V_t$ -optimized high- $\kappa$ -based FETs show good performance: Mobilities and drain currents for p-FETs and n-FETs range between 90 and 110% of those for a SiON control [60]. A narrow distribution of breakdown voltages indicates the uniform quality of the dielectric. Stress-induced n-FET  $V_t$  shifts due to charge trapping are sufficiently low to meet the ten-year device lifetime targets. By combining this capped gate stack with moderate implant engineering for final  $V_t$  adjustment, short-channel polySi/(AlN)/HfSiO devices with acceptable performance have been manufactured [85].

In conclusion, O vacancies, or perhaps Hf-Si bonds, in Hf-based polySi/high- $\kappa$  gate stacks are the predominant cause of the observed  $V_t$  shifts. It is unclear whether O can be reintroduced into the stack without unacceptable  $\text{SiO}_2$  growth, and whether such O content can be maintained throughout a full CMOS integration flow. Though unsuccessful in most cases, cap layers deposited onto the Hf-based dielectric have recently shown promise for  $V_t$  control. It has been demonstrated that sufficient  $V_t$  improvement with a scalable cap layer can be achieved without significantly degrading drive current. In

conjunction with implant engineering, this opens up opportunities for polySi/high- $\kappa$  devices.

In summary, we have reviewed how thermal stability and mobility requirements have guided the trend of polySi/high- $\kappa$  devices from  $\text{HfO}_2$  to  $\text{HfSiO}$ . The incorporation of additional N not only further suppresses high- $\kappa$  crystallization, but also increases the dielectric constant and aids interfacial layer scaling. However, N close to the channel introduces fixed charge that degrades carrier mobility through Coulomb scattering. Threshold-voltage offset of polySi devices incorporating Hf-based high- $\kappa$  dielectrics is probably caused by an O deficiency of the gate stack. Scalable AlN capping layers have been developed that enable p-FET  $V_t$  control without degrading device performance. Combined with channel engineering by ion implantation, selective p-FET implementation of such AlN/HfSiO gate dielectrics holds promise for successful polySi/high- $\kappa$  CMOS fabrication.

### 3. Metal gates

The previous section has shown that while high- $\kappa$  dielectrics are clearly required to scale beyond the 45-nm node, the integration of Hf-based dielectrics with polySi electrodes suffers from a number of drawbacks, including high p-FET  $V_t$  and difficulty in scaling below  $T_{\text{inv}}$  of 2 nm. The use of metal gates helps to overcome some of these hurdles. In this section, we summarize the advances and challenges remaining for metal/high- $\kappa$  stacks. We show that aggressively scaled metal/high- $\kappa$  stacks ( $T_{\text{inv}} = 1.4$  nm) with high electron mobility can be achieved in a conventional self-aligned process by careful process optimization, including the use of non-nitrogen interface layers, high-temperature processing, and appropriate electrode structures to prevent regrowth. However,  $V_{\text{fb}}/V_t$  instability after high-temperature processing remains the biggest challenge to overcome, with oxygen vacancies in the high- $\kappa$  resulting in large  $V_{\text{fb}}/V_t$  shifts for high-workfunction ( $\phi_m$ ) metal gates.

#### Thermal stability

For compatibility with conventional self-aligned processing, thermally stable metal electrodes were required. This led to our initial evaluation of different metal electrode/dielectric gate stacks by *in situ* X-ray diffraction (XRD). An electrode was considered unstable if the XRD analysis showed a deviation from the typical linear decrease in diffraction angle ( $2\theta$ ) as a function of temperature [86]. This suggested the reaction and/or formation of a new phase with a different crystal structure. On the basis of this criterion, possible stable electrode choices were narrowed down as shown in **Figure 6**. Most of the low- $\phi_m$  elemental metal gates ( $\phi_m = 4.1$  to 4.3 eV), indicated by light shading, were




Figure 6

(a) Periodic table indicating the thermal stability of different electrode materials on  $\text{SiO}_2$  evaluated using *in situ* XRD, resistance, and optical scattering analysis techniques. Superscripts following the chemical symbols indicate the type of workfunction: "n" = n-FET, "m" = midgap, and "p" = p-FET. The shading indicates whether the thermal stability is less than  $700^\circ\text{C}$  (light gray) or greater than  $700^\circ\text{C}$  (darker gray). (b) Thermal stability of different electrode materials on  $\text{Al}_2\text{O}_3$  [nomenclature similar to part (a)]. Adapted from [86], reproduced with permission.

reactive and did not withstand conventional CMOS annealing temperatures. The exceptions were TaN and TaSiN, which were reported to have low n-FET  $\phi_m$  yet remain stable to high temperatures. On the other hand, most of the midgap (including TiN [87], not shown) and high- $\phi_m$  metal gates ( $\phi_m = 4.9$  to 5.2 eV), indicated by darker shading, remained stable to high temperatures ( $800$ – $1,000^\circ\text{C}$ ). In summary, while most of the p-FET gate metals and alloys were structurally stable at high temperatures, conventional CMOS processing that requires temperatures greater than  $950^\circ\text{C}$  may not be an integration option for most elemental n-FET electrodes.

These thermal stability constraints were a catalyst for the development of a gate-last or replacement-gate process. Typically, the process requires that after a source/drain (S/D) activation anneal and silicide formation for a conventional polySi/SiON integration




Figure 7

(a) Electron mobility of a CVD W/HfO<sub>2</sub>/SiON replacement-gate device compared with a polySi/SiON control device. (b) Representative TEM image of the center of a replacement-gate trench.

scheme, nitride and oxide are deposited, and this is followed by planarization using chemical-mechanical polishing (CMP). The sacrificial polySi gate and SiON dielectrics are selectively removed, and the new SiON (or high- $\kappa$ ) is grown (or deposited), followed by deposition of the metal gate. After deposition, the highest temperatures to which the gate stacks are exposed are those observed in the back end, which are typically  $<500^\circ\text{C}$ . Using the replacement-gate integration scheme and CVD W as a metal gate, CMOS transistors down to  $0.1 \mu\text{m}$  were successfully fabricated [88]. It was shown that while the hole mobility of p-FETs remains as good and in some cases better than that of polySi/SiON controls, the electron mobility for W/SiO<sub>2</sub>, W/SiON [88], and W/HfO<sub>2</sub>/SiON [Figure 7(a)] were degraded by more than 20% compared with polySi/SiON gate stacks of similar  $T_{inv}$ . It was also clear that the presence of N in the gate stack further degrades the electron mobility for a low-temperature integration process [88]. Figure 7(b) is a representative TEM image of the center of a  $1\text{-}\mu\text{m}$  trench for a W/HfO<sub>2</sub>/SiON stack. The thickness variation of the HfO<sub>2</sub> (intended to be 2.5 nm) clearly demonstrates the conformality issues to be overcome for gate lengths of less than 45 nm. Significant advances have been made with the replacement-gate process [89], in which high electron mobility ( $250 \text{ cm}^2/\text{V-s}$  at peak and  $190 \text{ cm}^2/\text{V-s}$  at

$1 \text{ MV/cm}$ ) at  $T_{inv}$  of 1.5 nm have been observed for a non-nitrogen-based electrode and dielectric process. However, the viability of the replacement gate process for gate lengths of less than 25 nm remains questionable and depends on the development of an extremely conformal dielectric and electrode deposition process.

#### Metal/SiON vs. metal/high- $\kappa$ stacks

Metal/SiON gate stacks may not be well suited for high-performance logic applications because they do not provide an improvement in leakage and also place severe limitations on deposition processes. Low-damage deposition processes such as ALD or CVD are preferred, since physical vapor deposition (PVD) processes result in sputter damage to the thin oxynitride dielectric layer. Such stringent requirements on deposition processes are not required for the integration of metal/HfO<sub>2</sub> gate stacks, since these stacks have a physically thicker high- $\kappa$  dielectric (compared with SiON) that results in lower gate leakage; more significantly, these stacks are more thermodynamically stable at elevated temperatures than metal/SiO<sub>2</sub> stacks [90]. This allows for the possibility of a "gate-first" conventional process integration scheme. Thus, the integration complexity of introducing a metal gate for high-performance CMOS requires that both metal and high- $\kappa$  be introduced at the same time for an overall benefit to be achieved in scaling and leakage. Unfortunately, aggressively scaled metal/high- $\kappa$  stacks suffer from electron mobility degradation [87, 91] and  $V_{fb}/V_t$  instabilities [75, 92].

#### Electron mobility

In the subsection on thermal stability, it was shown that the low-temperature-processed metal/high- $\kappa$  devices suffer from degraded electron mobility. The effect of high-temperature processing on the n-FET mobility of W/HfO<sub>2</sub>/SiO<sub>2</sub> stacks was evaluated using a simple non-self-aligned integration flow, with devices processed between  $600^\circ\text{C}$  and  $1,000^\circ\text{C}$ . It was shown that even with low interface-state densities ( $N_{it}$ ), low-temperature ( $<600^\circ\text{C}$ ) processing resulted in extremely low electron mobilities [93]. Increasing the thermal budget resulted in significantly improved mobilities, but at the expense of  $T_{inv}$  due to interlayer (IL) regrowth. Using a non-self-aligned flow [94], n-FET-like CVD TaSiN/HfO<sub>2</sub> gate stacks were also fabricated, and the mobility compared with CVD W/HfO<sub>2</sub> after high-temperature processing (Figure 8). As with the replacement-gate results, it is observed that the presence of N at the interface for both gate electrode stacks clearly degrades the electron mobility. This not entirely unexpected, as nitrogen is also the potential cause of the reduction of mobilities for aggressively scaled polySi/SiON devices. For the non-nitrogen ILs, it was not clear whether the observed

improvement in mobility was due only to the thickening of the IL or whether the composition of the IL had also been modified and also played a role. It has been suggested that the Hf intermixes with a *non-nitrogen* IL (from comparison of high-resolution TEM and electrical measurements) to form a higher- $\kappa$  Hf-silicate IL [93] that results in higher mobility than  $\text{HfO}_2$ , since it has a weaker coupling of the SO phonons compared with  $\text{HfO}_2$  [95]. However, a number of research groups have chemically analyzed the IL using low-loss electron energy loss spectroscopy [96] and medium-energy ion scattering [97] and show no evidence for Hf-silicate formation upon annealing. Alternatively, it has also been suggested that the IL is Si-rich, resulting in a dielectric constant greater than that of  $\text{SiO}_2$  [98]. In summary, the composition of the IL is currently a topic of intense debate in the high- $\kappa$  community, and its impact on the mobility of high- $\kappa$  stacks is not well understood.

To understand the effect of processing temperature on electron mobility and to decouple the role of the IL thickening from mobility improvement of metal/ $\text{HfO}_2$  stacks, we have used PVD TaSiN, a well-known oxygen diffusion barrier which is known to minimize IL thickening, so that the contribution of the IL to mobility improvement remains constant. For the explicit purpose of dopant activation at low temperature, we used the solid phase epitaxial regrowth (SPER) [99] process, which uses high-energy As implants for S/D amorphization followed by a  $600^\circ\text{C}$  anneal, in combination with NiSi S/D and gate contacts to fabricate self-aligned n-FETs at low temperatures. Some wafers were subjected to an additional  $800^\circ\text{C}$ , 5 s and  $1,000^\circ\text{C}$ , 5 s anneal after SPER and prior to NiSi formation to observe the impact of high-temperature activation. Figure 9(a) shows that substantial improvement in mobility (25%, peak) is observed for both TaSiN/ $\text{HfO}_2$ /SiON and a control TaSiN/SiON stack only after  $1,000^\circ\text{C}$  anneals with little change in  $T_{\text{inv}}$ . It is clear that the mobility increase is neither related to IL regrowth ( $T_{\text{inv}}$  remains about the same; see the figure caption), nor affected by  $N_{\text{it}}$  variations, as the mobility curves are corrected for  $N_{\text{it}}$  [100]. These results show unequivocally that the high thermal budget modifies the dielectric stack without interfacial regrowth to enhance the mobility. The mobility enhancement can be related to the formation of a relaxed IL/Si interface at  $T > 950^\circ\text{C}$  [101] or, in addition, especially for the high- $\kappa$  gate stacks, to structural relaxation and modification of the  $\text{HfO}_2$ /IL interface.

We have recently obtained high-mobility devices at aggressive  $T_{\text{inv}}$ , for self-aligned metal-gated high- $\kappa$  transistors [102] with oxide starting surfaces by capping different thin metal gate stacks such as PVD TiN, ALD




Figure 8

Electron mobility comparison of TaSiN/ $\text{HfO}_2$ /SiON, W/ $\text{HfO}_2$ /SiON, and W/ $\text{HfO}_2$ /SiO<sub>2</sub> stacks after high-temperature annealing. Adapted from [94], reproduced with permission; ©2004 IEEE.

TaN, and CVD W with polySi [Figures 9(b), 9(c)]. To prevent reactions between W and polySi at  $T > 800^\circ\text{C}$ , a TiN barrier layer was inserted between the W and polySi layers. PolySi/TiN/ $\text{HfO}_2$  gate stacks were shown to have *record electron mobilities* at a  $T_{\text{inv}}$  of 1.4 nm better than previously reported [103, 104]. We believe that by careful process optimization such as the use of non-nitrogen interface layers, high-temperature processing, low  $N_{\text{it}}$  ( $< 3 \times 10^{10} \text{ cm}^{-2} \cdot \text{eV}^{-1}$ ), and appropriate electrode and electrode structures to prevent interfacial regrowth, we have largely minimized undesirable sources of Coulomb scattering. This results in high mobility in aggressively scaled metal/high- $\kappa$  stacks that are competitive or better than aggressive polySi/SiON stacks [Figure 10(a)]. We also show that these high-mobility stacks still maintain more than 4–5 orders of leakage reduction compared with polySi/SiON [Figure 10(b)].

Metal gate screening of the soft optical phonon modes in the high- $\kappa$  (the primary reason for reduced mobility of polySi/high- $\kappa$  as proposed by Fischetti et al. [95] and experimentally verified by Ren et al. [59]) has been proposed as a possible reason for improvement in mobility [103]. However, we have recently shown with low-temperature mobility measurements of aggressively scaled metal-gated high- $\kappa$  stacks<sup>4</sup> that electron mobility is still limited by  $\text{HfO}_2$  SO-phonon scattering.

<sup>4</sup>K. Maitra, V. Narayanan, and E. Cartier, "Investigation of Metal Gate Screening in Aggressively Scaled  $\text{HfO}_2$ /metal n-MOSFETs by Low Temperature Mobility Measurements," to be submitted to *IEEE Electron Device Lett.* (2006).






Figure 9

(a) Comparison of electron mobilities for TaSiN/HfO<sub>2</sub>/SiON and TaSiN/SiON gate stacks, for three different process temperatures. Inversion thickness ( $T_{inv}$ ) values corresponding to these process temperatures are respectively 1.7 nm, 1.5 nm, and 1.6 nm for the HfO<sub>2</sub>/SiON stacks and 2.3 nm, 2.3 nm, and 2.4 nm for the SiON stacks. (b) Inversion split-C-V characteristics and (c) electron mobility curves of self-aligned metal/HfO<sub>2</sub>/SiO<sub>2</sub> n-FET gate stacks after a 1,000°C, 5-s RTA.  $T_{inv}$  values for CVD W, PVD TiN, and ALD TaN are 2.05 nm, 1.4 nm, and 1.7 nm, respectively. Channel doping was  $N_b = 1 \times 10^{17}$  cm<sup>-3</sup> for all stacks. Adapted from [102], reproduced with permission; ©2006 IEEE.




Figure 10

(a) Comparison of electron mobility (at 1 MV/cm) vs. inversion thickness ( $T_{inv}$ ) for different metal-gated HfO<sub>2</sub> gate stacks. Adapted from [102], reproduced with permission; ©2006 IEEE. (b) Comparison of gate leakage as a function of  $T_{inv}$  for metal/high-k and polySi/SiON gate stacks.

### $T_{inv}$ scaling

Figures 9(b) and 10(a) show a significant difference in  $T_{inv}$  for different electrode stacks that are processed under nominally identical process conditions. After a high-temperature process, W-gated devices capped by TiN and polySi are at least 0.5 nm thicker in  $T_{inv}$  than an equivalent polySi/TiN device. Since the W is completely

encapsulated during the S/D activation by TiN/polySi and nitride spacers, the increased  $T_{inv}$  can only be attributed to residual oxygen present in the W [105] that is released upon annealing as atomic species and oxidizes the Si substrate surface. This kind of regrowth has been observed with other relatively high-workfunction and refractory metals such as Re [75] and suggests that




Figure 11

(a) High-frequency (100-kHz)  $C$ - $V$  characteristics of different polySi-capped metal gated stacks clearly showing the midgap-like  $V_{fb}$  for both TaSiN and Re gate stacks after 900°C, 5-s RTA. (b) Comparison of  $C$ - $V$  characteristics of Re/HfO<sub>2</sub>/SiO<sub>2</sub> gate stacks with CVD Re (grown at 500°C) and e-beam-evaporated Re (25°C), respectively. Adapted from [75], reproduced with permission. (c) High-frequency (100-kHz)  $C$ - $V$  characteristics of SiO<sub>2</sub>/HfO<sub>2</sub>/CVD Re showing that flatband voltage shifts can be induced in oxidizing ambient without incurring interfacial oxide regrowth, if low temperatures and low O<sub>2</sub> partial pressures are used. (No passivation was performed on these devices, causing  $C$ - $V$  stretch-out). (d) Schematics explaining the impact of oxygen vacancies,  $[V_O]$ , and of "dipole" formation due to electron transfer from the HfO<sub>2</sub> to the Re. The magnitude of the  $V_{fb}$  shift depends on the oxygen vacancy concentration and the distribution in the HfO<sub>2</sub> layer. Adapted from [75], reproduced with permission; ©2005 IEEE.


possible hurdles may exist for the scaling of high- $\phi_m$  p-FET electrodes.

#### $V_t/V_{fb}$ stability—Role of oxygen vacancies

A key problem that affects metal-gate/high- $\kappa$  stacks is the  $V_t/V_{fb}$  stability of metal gates when in contact with Hf-based dielectrics. This remains probably the toughest challenge for the introduction of metal gates and can be summed up as follows: *The  $V_t/V_{fb}$  values for metal/high- $\kappa$  stacks predicted using the metal workfunction are accurate for low-temperature-processed devices, but thermal processing induces significant drift, usually toward a midgap effective workfunction (EWF).* An illustration of this effect is shown in **Figure 11(a)** for PVD TaSiN/HfO<sub>2</sub> and CVD Re/HfO<sub>2</sub> devices, in which, after high-temperature anneals, the difference in  $V_{fb}$  (a measure of the EWF for aggressively scaled devices) is less than 100 mV. The reported  $\phi_m$  of these materials is 4.4 eV [106] and 4.9 eV [107]. We reported previously by using the barrier height technique to evaluate  $\phi_m$  that some of these  $V_{fb}$  shifts that are observed upon annealing are due to fixed charge [108] as interpreted by the difference between the  $\phi_m$  obtained from the barrier height technique (which yields values similar to reported  $\phi_m$  values) and that extracted from  $C$ - $V$ s. However, it is becoming increasingly apparent industrywide that for high- $\phi_m$  metal gates, the observed EWF on HfO<sub>2</sub> can be shifted by more than 500 mV from the expected  $\phi_m$

upon exposure to moderately high temperatures and/or reducing ambients. This shift in  $V_{fb}$  is qualitatively similar to the high  $V_{fb}$  shift observed for p<sup>+</sup>polySi/HfO<sub>2</sub> gate stacks, where the shift was attributed to Fermi-level pinning [68, 69, 109]. Using Re/HfO<sub>2</sub> gate stacks [75], we illustrate this effect and show that for room-temperature-deposited e-beam Re, reducing ambients at moderate temperature can shift the  $V_{fb}$  of MOS capacitors by ~700 mV [**Figure 11(b)**]. The  $V_{fb}$  for the forming-gas-annealed e-beam Re/HfO<sub>2</sub> stacks is very similar to as-deposited CVD Re/HfO<sub>2</sub> films that are grown at 500°C under reducing conditions. These kinds of similar shifts have also been observed for Ru/HfO<sub>2</sub> [75] and Pt/HfO<sub>2</sub> [92]. However, we have also shown that by using appropriate low-temperature oxidizing ambients, some of this  $V_{fb}$  shift is recoverable without interfacial regrowth [**Figure 11(c)**] [75]. Thus, we strongly believe that the  $V_{fb}$  modulation is related to the oxygen vacancy concentration  $[V_O]$  in the HfO<sub>2</sub> near the Re contact.

Recently Shiraishi et al. [78, 79] have attributed the Fermi-level pinning effect for p<sup>+</sup>polySi/HfO<sub>2</sub> to the generation of an interfacial dipole formed by the evolution of charged oxygen vacancies. By a similar analogy, we believe that the introduction of a high- $\phi_m$  metal gate adjacent to the HfO<sub>2</sub> allows for the following reaction:  $O_0 \rightarrow V_O^{++} + 2e^- + \frac{1}{2}O_2$ . Since this reaction is thermally activated, there is no driving force at room temperature for the reaction to proceed (consistent with



**Figure 12**

Comparison of  $V_t$  instability in polySi, fully silicided (FUSI), and metal gate stacks with the same high- $\kappa$  stressed under identical conditions. Adapted from [115], reproduced with permission; ©2004 IEEE.

the as-deposited e-beam Re/HfO<sub>2</sub> measurements). It has been predicted theoretically that the oxygen vacancy defect level in the HfO<sub>2</sub> is aligned close to the silicon conduction band [110]. Therefore, at moderately high temperatures, the presence of a high- $\phi_m$  metal with its Fermi level aligned close to the valence band of Si provides the necessary driving force to generate charged oxygen vacancies and lose  $2e^-$  to the metal. This results in a dipole layer that changes the effective gate workfunction and the corresponding  $V_{fb}$  by pulling it toward midgap, as illustrated in Figure 11(d). By introducing oxygen to the system, we can effectively neutralize the oxygen vacancies near the metal/high- $\kappa$  interface, thereby recovering the high  $\phi_m$  of the metal gate, as shown in Figure 11(c).

It has also been suggested that these shifts could be attributed to metal-induced gap states (MIGS), an intrinsic effect in which the EWF is modulated by the charge neutrality level and pinning parameter [111], which are well known for HfO<sub>2</sub>. Recently, Lim et al. [112] have shown quite convincingly that for as-deposited high- $\phi_m$  gate metals, the EWF can be well predicted by the MIGS model; however, upon even moderate annealing the realized EWF can be explained *only* by the vacancy model. Thus, oxygen movement and its role in modulating oxygen vacancy ( $V_o$ ) formation in the high- $\kappa$  is strongly coupled with the gate electrode and is responsible for the low EWFs that are observed for materials that have high  $\phi_m$ .

In summary, most of the n-FET metals or alloys are either unstable at high temperatures or at best have EWFs that are more than 200 mV from the Si conduction band edge (for example TaSiN, TaSi<sub>2.5</sub>, or TaC). On the other hand, p-FET metals and alloys, though stable at

high temperatures, have unusually high  $V_{fb}$  shifts that might be related to the oxygen vacancy concentrations in the HfO<sub>2</sub> or HfSiO gate dielectric.

#### Charge trapping and NBTI

Unlike polySi/HfO<sub>2</sub> stacks which suffer from significant charge-trapping concerns [14, 113, 114], metal/high- $\kappa$  gate stacks have been shown to have very good  $V_t$  stability under constant stress conditions; this is illustrated in Figure 12 [115]. Compared with W/HfO<sub>2</sub>, both FUSI/HfO<sub>2</sub> and polySi/HfO<sub>2</sub> suffer from significant charge trapping. This degradation is very unlikely to come from the FUSI process, since it is not seen on SiO<sub>2</sub> control devices with FUSI gates. These observations combined with the metal gate data strongly indicate that reaction(s) between polySi gates and high- $\kappa$  dielectrics may be responsible for defect creation that leads to enhanced charge trapping, with most of these trapping effects being eliminated by the use of metal gates. Degradation related to NBTI (negative biased temperature instability) in scaled W/HfO<sub>2</sub> replacement-gate p-FETs has also been shown to be comparable to polySi/SiON, suggesting that NBTI is not a problem for aggressive metal-gate/high- $\kappa$  stacks [116].

To conclude this section, substantial mobility improvements in metal-gated high- $\kappa$  systems at an aggressive  $T_{inv}$  of 1.4 nm which are as good as or better than those of aggressive polySi/SiON stacks have been achieved. High-temperature processing and nitrogen in the interface layer appear to influence this improvement strongly, though careful process optimization has helped in overcoming mobility as a problem for aggressive stacks. Workfunction stability remains the most significant challenge to overcome, with oxygen vacancies in the high- $\kappa$  resulting in large  $V_{fb}/V_t$  shifts for high-workfunction metal gates. Low-workfunction metal gates are either unstable at high temperatures or are still significantly shifted from the Si conduction band edge. We therefore believe that significant changes to conventional integration schemes would be required in order to obtain high-mobility and band-edge workfunction metal/high- $\kappa$  stacks.

#### 4. Gate stacks with FUSI metal gates

As discussed above, using metal gates offers many benefits for CMOS scaling, in particular lower  $T_{inv}$  due to eliminated polySi depletion. The process flow described in Section 3 included metallic material deposited directly on gate dielectric regardless of the "gate-first" or "gate-last" integration scheme. An alternative attractive approach to fabricating metallic gates is to convert a conventional polySi gate into a silicide material which, after silicidation transformation, is in direct contact with the dielectric film. Most metal silicide materials are known to have






Figure 13

Schematic integration scheme for fully silicided (FUSI) gate dielectrics utilizing the CMP approach. In this approach, source/drain and gate are silicided separately.


metal-like low electrical resistivities, typically of the order of  $10\text{--}100\ \mu\Omega\text{-cm}$  [117–119]. Low resistivity and selectivity to form silicides only in the areas where metal is in direct contact with silicon (the so-called “self-aligned” process) have made them a key contact element of modern ULSI transistors [117]. As a result of many years of focused research and development in this area, silicide materials and processes are fairly well understood.

One should mention that the idea of complete silicidation of a polySi gate was proposed in the late 1970s [117–120]. At that time, the polysilicon depletion effect was not a big issue, and the focus was more on finding low-resistance contact materials with high reliability. The situation has changed drastically over the past several years with the requirement of reducing electrical thickness of the gate stack in inversion without gate leakage penalty. Several groups have explored full silicidation (FUSI) of conventional polySi gates and observed an encouraging effect of reduced  $T_{\text{inv}}$  for the same physical structure and thickness of the dielectric stack [21, 121–144].


Several integration routes to fabricate fully silicided gates have been reported, some involving CMP steps and others not. One popular approach is shown schematically in Figure 13. The integration scheme remains a conventional front-end-of-line (FEOL) process flow including polysilicon gate definition and patterning, ion implantation into extension regions, spacer formation, source/drain ion implantation and silicide contacts, and an oxide passivation layer. After that, FUSI-specific steps include 1) CMP planarization of the passivation

overlayer; 2) removal of the cap layer on top of the polySi gate; and 3) metal deposition at the thickness sufficient to fully silicide the polySi gate after moderate annealing, typically at  $400\text{--}600^\circ\text{C}$ . In this approach, source/drain and gate silicidation are performed separately. To sum up, FUSI gate integration is clearly similar to the conventional CMOS process flow, and therefore offers several advantages over the more complex standard metal gates described above. In fact, short-channel FUSI devices have been demonstrated for 65-nm- and 45-nm-technology nodes.

With respect to silicide materials for FUSI gates, most of the ones explored so far are common silicides that are already in use for source/drain contacts or other microelectronics processes, such as molybdenum silicides [119, 120, 138], tungsten silicides [122], titanium silicides [136], hafnium silicides [134], platinum silicides [131, 133], cobalt silicides [123, 141] and nickel silicides [21, 121, 124–144], germanides, and alloys. Nickel-based silicide materials are emerging as a leading candidate for FUSI gates for several reasons: 1) low resistivity ( $\sim 15\text{--}25\ \mu\Omega\text{-cm}$ ); 2) low volume expansion (less than 20%); and 3) the fact that this material has already been introduced into Si FEOL processing for sub-90-nm-technology nodes. More significantly, nickel silicide is formed by Ni indiffusion into the polySi gate, therefore allowing complete silicidation without forming voids. As an illustration, a comparison of cobalt silicide and nickel silicide gates is shown in Figure 14. In contrast to nickel silicidation, silicon atoms are the main diffusing species during cobalt monosilicide formation, resulting in



**Figure 14**  
Cross-sectional SEM image of short-channel fully silicided (FUSI) devices with (a) CoSi<sub>2</sub> and (b) NiSi gates.



**Figure 15**  
High-frequency (100-kHz)  $C$ - $V$  measurements on (a) n-FET and (b) p-FET devices with fully silicided (FUSI) and polySi devices with SiON gate dielectrics.  $T_{inv}$  gain due to polySi-depletion elimination and  $V_t$  shifts are shown.  $T_{gm}$  = IBM equivalent oxide thickness metric [1].

void formation at the gate dielectric interface. Generally speaking, silicidation is a complex multistep process involving diffusion and phase transformation. Depending on the ratio of nickel to silicon, different phases can be

formed (e.g., Ni<sub>3</sub>Si, Ni<sub>31</sub>Si<sub>12</sub>, Ni<sub>2</sub>Si, Ni<sub>3</sub>Si<sub>2</sub>, NiSi, NiSi<sub>2</sub>), with different workfunctions, as is discussed below.

In terms of electrical properties, FUSI gates show a metallic behavior (due to complete silicidation) with no signature of polySi depletion for both high- $\kappa$  and SiO<sub>2</sub> gate dielectrics (**Figure 15**). Accumulation and inversion capacitances are equal, and this is true for both n-FET and p-FET devices. Some slight increase of the capacitance in accumulation is also observed, as expected [145] when polySi gates are replaced with a metal gate. The gain of  $T_{inv}$  due to the FUSI process is approximately 0.3–0.5 nm, especially over the polySi/high- $\kappa$  devices without polySi pre-doping (**Figure 15**). The combination of polySi-depletion elimination and the high permittivity of the high- $\kappa$  layers results in very significant (six to seven orders of magnitude) gate leakage current reduction, plotted against  $T_{inv}$  (**Figure 16**). A high- $\kappa$  layer (with polySi gates) contributes to a gate leakage reduction of approximately  $10^3$ – $10^5$ , while FUSI gates offer additional reduction by a factor of  $\sim 100$ .

As discussed in the two previous sections, threshold voltage control (especially for low- $V_t$  high-performance devices) is a challenge for both metal-gate (band-edge metals) and polySi/high- $\kappa$  devices (the so-called p-FET  $V_t$  problem). Achieving band-edge workfunctions for CMOS is one of the key issues with FUSI gates as well. Undoped NiSi gates show a mid-gap workfunction, as evidenced, for example, from  $V_t$  shift by  $\sim 0.5$  V from n<sup>+</sup> Si and p<sup>+</sup> Si controls (**Figure 15**). Several techniques have been proposed to adjust the workfunction of FUSI gates toward band edges: 1) pre-doping of polySi gates with common n<sup>+</sup> and p<sup>+</sup> dopants before gate silicidation [126, 129–132, 135, 140, 141, 144]; 2) changing the composition of FUSI gates, in particular alloying Ni with other elements (for example, Pt or Ge for p-FET shifts and Al for n-FETs) [130, 131, 133, 137, 140]; 3) using different silicide phases [21, 140, 143, 144];




Figure 16

Gate leakage current density as a function of inversion thickness for polySi-gated devices with SiO<sub>2</sub> and high-κ dielectrics and fully silicided (FUSI) devices with high-κ dielectrics. From [131], reproduced with permission; ©2004 IEEE.

4) utilizing ultrathin cap materials between the gate dielectric and the FUSI gate, similar to the idea discussed in the polySi/high-κ section [140]; 5) bottom interface engineering [140]; and 6) channel pre-doping.

With the help of polysilicon pre-doping [e.g., As, Sb, P ion implantation (I/I) for n-FETs and Al, B I/I for p-FETs] of FUSI gates on SiO<sub>2</sub>-based gate dielectrics,  $V_t$  can be adjusted [126] within ~150 meV (for p-FETs) and 300 meV (for n-FETs) from the mid-gap value of the undoped NiSi (Figure 17). The dopant dose should be carefully optimized because some EOT loss and adhesion problems are observed at high ion implant doses. In other words, there is a tradeoff between the value of the  $V_t$  shift and the degree of delamination (for n-type dopants) and also EOT loss. Besides, polySi pre-doping becomes less efficient in the case of FUSI gates on high-κ dielectrics because of the so-called Fermi-level pinning problem discussed in detail in Section 2. For FUSI gates this problem can be mitigated by using 1) metal-rich phases of nickel silicides; 2) platinum silicides or platinum alloys; and/or 3) more stable silicate and nitrided silicate materials. It has been demonstrated that different phases of nickel silicides exhibit workfunctions ranging from ~4.3 eV (for NiSi<sub>2</sub>) to ~4.7 eV (for Ni<sub>2</sub>Si) [21]. This phase-controlled full silicidation offers an extra “knob” to tune the workfunctions of FUSI gates. Another factor in adjusting  $V_t$  is to alloy nickel silicides with elements that help to move the workfunction toward band edges. For example, devices with NiPtSi FUSI gates show threshold voltages close to a “quarter-gap” p-FET value, whereas alloying with aluminum shifts the workfunction almost to the n<sup>+</sup> band edge (Figure 18). The mechanism of this




Figure 17

Workfunction control for fully silicided (FUSI) gates by polySi pre-doping with typical n-type and p-type dopants.




Figure 18

Workfunction adjustments for fully silicided (FUSI) gates by alloying polySi (a) with Pt and Ni-rich silicides for p-FETs and (b) with Al for n-FETs.

$V_t$  modulation is not fully understood at present. It is believed to be possibly due to segregation of the alloying element at the FUSI/dielectric interface.

Device performance improvement is an ultimate goal of device scaling, and innovations in materials and device architecture are enabling it. In terms of performance, long-channel FUSI-gated HfSi<sub>x</sub>O<sub>y</sub> devices show carrier mobilities close to that of the SiO<sub>2</sub> control [131]. This fact combined with reduced  $T_{inv}$  (Figures 15 and 16) results in significant drive current improvements [131]. Figure 19 shows (over)drive current in the linear regime as a function of gate leakage. The upper x-axis also shows an equivalent gate oxide thickness extracted from gate current density assuming SiO<sub>2</sub> tunneling behavior. At a given gate leakage, the n-FET performance gain is ~25% for NiSi/HfSi<sub>x</sub>O<sub>y</sub> and ~15% for NiSi/SiO<sub>2</sub>. Another way




Figure 19

Normalized constant overdrive (at  $V_t + 0.8$  V) current for NiSi/SiO<sub>2</sub> and NiSi/HfSiO<sub>3</sub> n-FETs. Performance gain over polySi/SiO<sub>2</sub> at a given gate leakage is shown by arrows. ( $I_{dlin}$ : linear drive current.) Reproduced from [131], with permission; ©2004 IEEE.

to interpret the data shown in Figure 19 is that, for a given drive current (the equivalent of  $\sim 1$  nm SiO<sub>2</sub> gate dielectric), NiSi/HfSiO<sub>3</sub> shows approximately six orders of magnitude lower gate leakage.

As indicated in the previous sections, charge (electron) trapping is a well-known phenomenon and a serious reliability concern in high- $\kappa$ -based devices. It causes  $V_t$  instabilities and drive current degradation. FUSI-gated devices exhibit charge-trapping behavior similar to that of the polySi/ high- $\kappa$  stacks, as evaluated by means of the constant-stress voltage technique [113]. Specifically, FUSI on HfO<sub>2</sub> shows significant  $V_t$  instability, whereas charge trapping in both doped and undoped FUSI on HfSi<sub>x</sub>O<sub>y</sub> is negligible. This important observation was also complemented by charge-pumping measurements.

Finally, we comment on scaling issues of FUSI/high- $\kappa$  gates. "Gate-last" FUSI devices are subjected to processing (starting from polysilicon deposition) and a thermal budget similar to that of polySi/high- $\kappa$  stacks. Hence, one could expect similar issues with regrowth and reactions at high temperatures which should be carefully managed. One conventional way to scale down the electrical equivalent thickness of the stack is to combine an optimized thin SiO<sub>2</sub>-like interface and a reduced high- $\kappa$  layer thickness. Electrical thicknesses in inversion ( $T_{inv}$ ) as thin as 1.6 nm have been achieved for NiSi/HfSiO<sub>3</sub> devices [140].

In summary, the FUSI device is an attractive metal-gate integration option that offers a number of device benefits such as sub-2-nm  $T_{inv}$ ; performance gain over polySi/SiO<sub>2</sub> at a given gate leakage; six to seven orders of

gate leakage reduction (at a given  $T_{inv}$ );  $V_t$  control for both n-FETs and p-FETs, and negligible charge trapping.

## 5. Summary

There is no doubt that enormous progress has been achieved in the area of advanced gate stacks over the past several years. Initial demonstrations of high- $\kappa$  devices in the late 1990s did show significant leakage current reduction due to higher permittivity of the stack. However, these early devices were barely usable. They suffered from significant mobility degradation, threshold voltage instability caused by unacceptable charge trapping, limiting scaling potential below 2 nm ( $T_{inv}$ ), reliability concerns, and an unclear integration path. Most of these issues (which seemed fundamental in the early days) have now been solved. High- $\kappa$ /metal-gate devices are much more competitive now for high-performance technologies. They exhibit high mobility at thin  $T_{inv}$  and no significant charge trapping. Controllable and reliable  $V_t$  control still remains as a potential issue, but several options have been identified to solve this problem. Interface optimization is an important task for high-performance (high-mobility) devices.

## Acknowledgments

The high- $\kappa$ /metal-gate project is truly a collaborative work of many researchers and engineers at several IBM locations: the Thomas J. Watson Research Center in Yorktown Heights, the East Fishkill Semiconductor Research and Development Center, and the Zurich Research Laboratory. This progress review represents results accumulated over several years of very fruitful work of the IBM high- $\kappa$ /metal-gate team, specifically N. Bojarczuk, C. Cabral, Jr., A. Callegari, E. Cartier, M. Chudzik, S. A. Cohen, S. L. Cohen, M. Copel, S. Guha, M. Gribelyuk, P. Jamison, R. Jammy, Y. H. Kim, B. P. Linder, V. Paruchuri, M. Steen, and S. Zafar. The authors would also like to thank D. Abraham, R. Amos, J. Arnold, G. Biery, D. Buchanan, R. Carruthers, T. C. Chen, C. D'Emic, D. DiMaria, B. Doris, S. Fang, M. Fischetti, W. Haensch, R. Haight, J. P. Han, M. Jeong, J. Kedzierski, P. Kozlowski, V. Ku, A. Kumar, D. Lacey, D. La Tulipe, K.-L. Lcc, Y. Li, B. H. Lec, R. Ludeke, K. Maitra, R. McFeely, D. Medeiros, P. Nguyen, N. V. Nguyen (at NIST), N. Moumen, R. Mo, H. Nayfeh, J. Newbury, H. Okorn-Schmidt, P. Oldiges, Y. Ostrovski, Z. Ren, P. Ronsheim, E. Sikorski, G. Singco, G. Shahidi, J. Stathis, A. Steegen, X. Wang, and Y. Zhang for their help, discussions, and support. Collaboration with researchers from the IBM Zurich Research Laboratory, W. Andreoni, A. Curioni, J. Fompeyrine, R. Germann, J. P. Locquet, and C. Rossel, is also acknowledged.



## References

1. D. Buchanan, "Scaling the Gate Dielectric: Materials, Integration, and Reliability," *IBM J. Res. & Dev.* **43**, No. 3, 245-264 (1999).
2. L. Feldman, E. P. Gusev, and E. Garfunkel, "Ultrathin Dielectrics in Si Microelectronics—An Overview," *Fundamental Aspects of Ultrathin Dielectrics on Si-Based Devices*, E. Garfunkel, E. P. Gusev, and A. Y. Vul', Eds., Kluwer Academic Publishers, Dordrecht, Netherlands, 1998, p. 1.
3. M. L. Green, E. P. Gusev, R. Degraeve, and E. Garfunkel, "Ultrathin (<4 nm) SiO<sub>2</sub> and Si O N Gate Dielectrics Layers for Silicon Microelectronics: Understanding the Processing, Structure and Physical and Electrical Limits," *J. Appl. Phys. (Rev.)* **90**, 2057 (2001).
4. P. Balk, "Dielectrics for Field Effect Technology," *Adv. Mater.* **7**, 703 (1995).
5. E. P. Gusev, "Ultrathin Oxide Films for Advanced Gate Dielectrics Applications: Recent Progress and Future Challenges," *Defects in SiO<sub>2</sub> and Related Dielectrics: Science and Technology*, G. Pacchioni, Ed., Kluwer, Dordrecht, Netherlands, 2000, pp. 557-579.
6. N. F. Mott, S. Rigo, F. Rochet, and A. M. Stoneham, "Oxidation of Silicon," *Phil. Mag. B* **60**, 189 (1989).
7. G. D. Wilk, R. M. Wallace, and J. M. Anthony, "High-κ Gate Dielectrics: Current Status and Materials Properties Considerations," *J. Appl. Phys.* **89**, 5243 (2001).
8. *High Dielectric Constant Materials: VLSI MOSFET Applications*, H. R. Huff and D. C. Gilmer, Eds., Springer, New York, 2004.
9. *High-κ Gate Dielectrics*, M. Houssa, Ed., Taylor and Francis, New York, 2003.
10. *Defects in High-κ Dielectrics*, E. P. Gusev, Ed., Springer, New York, 2006.
11. A. Callegari, E. Cartier, M. Gribelyuk, H. F. Okorn-Schmidt, and T. Zabel, "Physical and Electrical Characterization of Hafnium Oxide and Hafnium Silicate Sputtered Films," *J. Appl. Phys.* **90**, 6466 (2001).
12. D. C. Gilmer, R. Hegde, R. Cotton, J. Smith, L. Dip, R. Garcia, V. Dhandapani, D. Triyoso, D. Roan, A. Franke, R. Rai, L. Prabhu, C. Hobbs, J. M. Grant, L. Lu, S. Samavedam, B. Taylor, H. Tseng, and P. Tobin, "Compatibility of Silicon Gates with Hafnium-Based Gate Dielectrics," *Microelectron. Eng.* **69**, 138 (2003).
13. L. Kang, B. H. Lee, W.-J. Qi, Y. Jeon, R. Nieh, S. Gopalan, K. Onishi, and J. C. Lee, "Electrical Characterization of Highly Reliable Ultrathin Hafnium Oxide Gate Dielectric," *IEEE Electron Device Lett.* **21**, 181 (2000).
14. E. P. Gusev, D. A. Buchanan, E. Cartier, A. Kumar, D. DiMaria, S. Guha, A. Callegari, S. Zafar, P. C. Jamison, D. Neumayer, M. Copel, M. A. Gribelyuk, H. Okorn-Schmidt, C. D'Emic, P. Kozlowski, K. Chan, N. Bojarczuk, L. Ragnarsson, P. Ronshein, K. Rim, R. J. Fleming, A. Mocuta, and A. Ajmera, "Ultrathin High-κ Gate Stacks for Advanced CMOS Devices," *IEDM Tech. Digest*, p. 451 (2001).
15. B. H. Lee, L. Kang, W.-J. Qi, R. Nieh, Y. Jeon, K. Onishi, and J. C. Lee, "Ultrathin Hafnium Oxide with Low Leakage and Excellent Reliability for Alternative Gate Dielectric Application," *IEDM Tech. Digest*, pp. 133-136 (1999).
16. B. H. Lee, L. Kang, R. Nieh, W.-J. Qi, and J. C. Lee, "Thermal Stability and Electrical Characteristics of Ultrathin Hafnium Oxide Gate Dielectric Reoxidized with Rapid Thermal Annealing," *Appl. Phys. Lett.* **76**, 1926 (2000).
17. G. D. Wilk, R. M. Wallace, and J. M. Anthony, "Hafnium and Zirconium Silicates for Advanced Gate Dielectrics," *J. Appl. Phys.* **87**, 484 (2000).
18. W. J. Zhu, T. P. Ma, S. Zafar, and T. Tamagawa, "Charge Trapping in Ultrathin Hafnium Oxide," *IEEE Electron Device Lett.* **23**, 597 (2002).
19. M. S. Akbar, S. Gopalan, H. J. Cho, K. Onishi, R. Choi, R. Nieh, C. S. Kang, Y. H. Kim, J. Han, S. Krishnan, and J. C. Lee, "High-Performance TaN/HfSiON/Si MOS Structures Prepared by NH<sub>3</sub> Post-Deposition Anneal," *Appl. Phys. Lett.* **82**, 1757 (2003).
20. L. Miotti, K. P. Bastos, G. V. Soares, C. Driemeier, R. P. Pezzi, J. Morais, I. J. R. Baumvol, A. L. P. Rotondaro, M. R. Visokay, J. J. Chambers, M. Quevedo-Lopez, and L. Colombo, "Exchange-Diffusion Reactions in HfSiON During Annealing Studied by RBS, NRA and NRRP," *Appl. Phys. Lett.* **85**, 4460 (2004).
21. K. Takahashi, K. Manabe, T. Ikarashi, N. Ikarashi, T. Hase, T. Yoshihara, H. Watanabe, T. Tatsumi, and Y. Mochizuki, "Dual Workfunction Ni-Silicide/HfSiON Gate Stacks by Phase-Controlled Full-Silicidation (PC-FUSI) Technique for 45nm-Node LSTP and LOP Devices," *IEDM Tech. Digest*, pp. 91-94 (2004).
22. M. R. Visokay, J. J. Chambers, A. L. P. Rotondaro, A. Shanware, and L. Colombo, "Application of HfSiON as a Gate Dielectric Material," *Appl. Phys. Lett.* **80**, 3183 (2002).
23. E. P. Gusev, C. Cabral, M. Copel, C. D'Emic, and M. Gribelyuk, "Ultrathin HfO<sub>2</sub> Films Grown on Silicon by Atomic Layer Deposition for Advanced Gate Dielectrics Applications," *Microelectron. Eng.* **69**, 145 (2003).
24. S. Zafar, A. Kumar, E. P. Gusev, and E. Cartier, "Threshold Voltage Instabilities in High-κ Gate Dielectric Stacks," *IEEE Trans. Device & Mater. Reliabil.* **5**, 45 (2005).
25. M. A. Gribelyuk, A. Callegari, E. P. Gusev, M. Copel, and D. A. Buchanan, "Interface Reactions in ZrO<sub>2</sub> Based Gate Dielectric Stacks," *J. Appl. Phys.* **92**, 1232 (2002).
26. M. Copel, M. Gribelyuk, and E. P. Gusev, "Structure and Stability of Ultrathin Zirconium Oxide Films on Silicon," *Appl. Phys. Lett.* **76**, 436 (2000).
27. S. Guha, E. P. Gusev, H. Okorn-Schmidt, M. Copel, L.-Å. Ragnarsson, and N. Bojarczuk, "High Temperature Stability of Al<sub>2</sub>O<sub>3</sub> Dielectrics on Si: Interfacial Metal Diffusion and Mobility Degradation," *Appl. Phys. Lett.* **81**, 2956 (2002).
28. D. A. Neumayer and E. Cartier, "Materials Characterization of ZrO<sub>2</sub>-SiO<sub>2</sub> and HfO<sub>2</sub>-SiO<sub>2</sub> Binary Oxides Deposited by Chemical Solution Deposition," *J. Appl. Phys.* **90**, 1801-1808 (2001).
29. W. J. Zhu, T. Tamagawa, M. Gibson, T. Furukawa, and T. P. Ma, "Effect of Al Inclusion in HfO<sub>2</sub> on the Physical and Electrical Properties of the Dielectrics," *IEEE Electron Device Lett.* **23**, 649-651 (2002).
30. E. P. Gusev, J. C. Cabral, M. Copel, C. D'Emic, and M. Gribelyuk, "Ultrathin HfO<sub>2</sub> Films Grown on Silicon by Atomic Layer Deposition for Advanced Gate Dielectrics Applications," *Microelectron. Eng.* **69**, 145-151 (2003).
31. A. Toriumi, K. Tomida, H. Shimizu, K. Kita, and K. Kyuno, "Far- and Mid-Infrared Absorption Study of HfO<sub>2</sub>/SiO<sub>2</sub>/Si System," *Silicon Nitride and Silicon Dioxide Thin Insulating Films and Other Emerging Dielectrics VIII*, R. E. Sah, M. J. Deen, J. Zhang, J. Yota, and Y. Kamakura, Eds., PV 2005-01, Electrochemical Society, Piscataway, NJ, 2005, p. 471.
32. S. Guha, E. P. Gusev, M. Copel, L.-Å. Ragnarsson, and D. A. Buchanan, "Compatibility Challenges for High-κ Materials Integration into CMOS Technology," *Mater. Res. Soc. Bull.* **27**, 226-229 (2002).
33. International Technology Roadmap for Semiconductors: 2004 update; see <http://public.itrs.net/>.
34. G. Lucovsky, C. C. Fulton, Y. Zhang, Y. Zou, J. Luning, L. F. Edge, J. L. Whitten, R. J. Nemanich, H. Ade, D. G. Schlom, V. V. Afanasev, A. Stesmans, S. Zollner, D. Triyoso, and B. R. Rogers, "Conduction Band-Edge States Associated with the Removal of d-State Degeneracies by the Jahn-Teller Effect," *IEEE Trans. Device & Mater. Reliabil.* **5**, 65-83 (2005).
35. N. V. Nguyen, M. M. Frank, A. V. Davydov, and D. Chandler-Horowitz, "Sub-Bandgap Defect States in

- Polycrystalline Hafnium Oxide and Their Suppression by Admixture of Silicon," *Appl. Phys. Lett.* **87**, 192903 (2005).
36. Z. Xu, M. Houssa, S. D. Gendt, and M. Heyns, "Polarity Effect on the Temperature Dependence of Leakage Current Through  $\text{HfO}_2/\text{SiO}_2$  Gate Dielectric Stacks," *Appl. Phys. Lett.* **80**, 1975-1977 (2002).
  37. M.-Y. Ho, H. Gong, G. D. Wilk, B. W. Busch, M. L. Green, W. H. Lin, A. See, S. K. Lahiri, M. E. Loomans, P. I. Räisänen, and T. Gustafsson, "Suppressed Crystallization of Hf-Based Gate Dielectrics by Controlled Addition of  $\text{Al}_2\text{O}_3$  Using Atomic Layer Deposition," *Appl. Phys. Lett.* **81**, 4218-4220 (2002).
  38. S. H. Bae, C. H. Lee, R. Clark, and D. L. Kwong, "MOS Characteristics of Ultrathin CVD  $\text{HfAlO}$  Gate Dielectrics," *IEEE Electron Device Lett.* **24**, 556-558 (2003).
  39. K. Sekine, S. Inumiya, M. Sato, A. Kaneko, K. Eguchi, and Y. Tsunashima, "Nitrogen Profile Control by Plasma Nitridation Technique for Poly-Si Gate  $\text{HfSiON}$  CMOSFET with Excellent Interface Property and Ultra-Low Leakage Current," *IEDM Tech. Digest*, pp. 102-106 (2003).
  40. Y.-H. Lin, C.-H. Chien, C.-T. Lin, C.-W. Chen, C.-Y. Chang, and T.-F. Lei, "High Performance Multi-Bit Nonvolatile  $\text{HfO}_2$  Nanocrystal Memory Using Spinodal Phase Separation of Hafnium Silicate," *IEDM Tech. Digest*, pp. 1080-1082 (2004).
  41. M. A. Quevedo-Lopez, M. R. Visokay, J. J. Chambers, M. J. Bevan, A. LiFatou, L. Colombo, M. J. Kim, B. E. Gnade, and R. M. Wallace, "Dopant Penetration Studies Through Hf Silicate," *J. Appl. Phys.* **97**, 043508 (2005).
  42. M. L. Green, M.-Y. Ho, B. Busch, G. D. Wilk, T. Sorsch, T. Conard, B. Brijs, W. Vandervorst, P. I. Räisänen, D. Muller, M. Bude, and J. Grazul, "Nucleation and Growth of Atomic Layer Deposited  $\text{HfO}_2$  Gate Dielectric Layers on Chemical Oxide (Si-O-H) and Thermal Oxide ( $\text{SiO}_2$  or Si-O-N) Underlayers," *J. Appl. Phys.* **92**, 7168-7174 (2002).
  43. *Handbook of Semiconductor Wafer Cleaning Technology: Science, Technology, and Applications*, W. Kern, Ed., Noyes Publications, Park Ridge, NJ, 1993.
  44. M. M. Frank and Y. J. Chabal, "Mechanistic Studies of Dielectric Growth on Silicon," *Materials Fundamentals of Gate Dielectrics*, A. Demkov and A. Navrotsky, Eds., Springer, Dordrecht, Netherlands, 2005, pp. 367-401.
  45. M. M. Frank, Y. J. Chabal, M. L. Green, A. Delabie, B. Brijs, G. D. Wilk, M.-Y. Ho, E. B. O. da Rosa, I. J. R. Baumvol, and F. C. Stedile, "Enhanced Initial Growth of Atomic-Layer-Deposited Metal Oxides on Hydrogen-Terminated Silicon," *Appl. Phys. Lett.* **83**, 740-742 (2003).
  46. R. L. Puurunen, W. Vandervorst, W. F. A. Bosling, O. Richard, H. Bender, T. Conard, C. Zhao, A. Delabie, M. Caymax, S. D. Gendt, M. Heyns, M. M. Viitanen, M. D. Ridder, H. H. Brongersma, Y. Tamminga, T. Dao, T. D. Win, M. Verheijen, M. Kaiser, and M. Tuominen, "Island Growth in the Atomic Layer Deposition of Zirconium Oxide and Aluminum Oxide on Hydrogen-Terminated Silicon: Growth Mode Modeling and Transmission Electron Microscopy," *J. Appl. Phys.* **96**, 4878-4889 (2004).
  47. H. B. Park, M. Cho, J. Park, S. W. Lee, C. S. Hwang, J.-P. Kim, J.-H. Lee, N.-I. Lee, H.-K. Kang, J.-C. Lee, and S.-J. Oh, "Comparison of  $\text{HfO}_2$  Films Grown by Atomic Layer Deposition Using  $\text{HfCl}_4$  and  $\text{H}_2\text{O}$  or  $\text{O}_3$  as the Oxidant," *J. Appl. Phys.* **94**, 3641-3647 (2003).
  48. S. K. Kim and C. S. Hwang, "Atomic-Layer-Deposited  $\text{Al}_2\text{O}_3$  Thin Films with Thin  $\text{SiO}_2$  layers Grown by In Situ  $\text{O}_3$  Oxidation," *J. Appl. Phys.* **96**, 2323 (2004).
  49. M. M. Frank, Y. J. Chabal, and G. D. Wilk, "Nucleation and Interface Formation Mechanisms in Atomic Layer Deposition of Gate Oxides," *Appl. Phys. Lett.* **82**, 4758-4760 (2003).
  50. M.-T. Ho, Y. Wang, R. T. Brewer, L. S. Wielunski, Y. J. Chabal, N. Moumen, and M. Boleslawski, "In Situ Infrared Spectroscopy of Hafnium Oxide Growth on Hydrogen-Terminated Silicon Surfaces by Atomic Layer Deposition," *Appl. Phys. Lett.* **87**, 133103 (2005).
  51. S. Rivillon, F. Amy, Y. J. Chabal, and M. M. Frank, "Gas Phase Chlorination of Hydrogen-Passivated Silicon Surfaces," *Appl. Phys. Lett.* **85**, 2583 (2004).
  52. C. C. Finstad and A. J. Muscat, "Atomic Layer Deposition of Silicon Nitride Barrier Layer for Self-Aligned Gate Stack," *Proceedings of the 8th International Symposium on Cleaning Technology in Semiconductor Device Manufacturing*, J. Ruzyllo, T. Hattori, R. Opila, and R. E. Novak, Eds., PV 2003-26, Electrochemical Society, Piscataway, NJ, 2004, p. 86.
  53. M. M. Frank, H. Shang, S. Rivillon, F. Amy, C.-L. Hsueh, V. K. Paruchuri, R. T. Mo, M. Copel, E. P. Gusev, M. A. Gribelyuk, and Y. J. Chabal, "High- $\kappa$  Gate Dielectrics on Silicon and Germanium: Impact of Surface Preparation," *Solid State Phenom.* **103-104**, 3-6 (2005).
  54. E. P. Gusev, E. Cartier, M. Copel, M. Gribelyuk, D. A. Buchanan, H. Okorn-Schmidt, C. D'Emic, P. Kozlowski, M. Tuominen, M. Linnermo, and S. Haukka, "Ultrathin High- $\kappa$  Dielectrics Grown by Atomic Layer Deposition: A Comparative Study of  $\text{ZrO}_2$ ,  $\text{HfO}_2$ ,  $\text{Y}_2\text{O}_3$  and  $\text{Al}_2\text{O}_3$ ," *Rapid Thermal and Other Short-Time Processing Techniques*, F. Roseboom, P. Timans, K. G. Reid, M. C. Ozturk, D. L. Kwong, and E. P. Gusev, Eds., Electrochemical Society, Pennington, NJ, 2001, p. 189.
  55. R. T. Brewer, M.-T. Ho, K. Z. Zhang, L. V. Goncharova, D. G. Starodub, T. Gustafsson, Y. J. Chabal, and N. Moumen, "Ammonia Pretreatment for High- $\kappa$  Dielectric Growth on Silicon," *Appl. Phys. Lett.* **85**, 3830-3832 (2004).
  56. X. Shi, M. Shriver, Z. Zhang, T. Hignan, and S. A. Campbell, "Properties of High- $\kappa$ /Ultrahigh Purity Silicon Nitride Stacks," *J. Vac. Sci. Technol. A* **22**, 1146-1151 (2004).
  57. M. M. Frank, K. Maitra, E. A. Cartier, B. P. Linder, P. C. Jamison, M. S. Gordon, and M. Copel, "Nitrogen in Poly-Si/ $\text{HfSiO}$  Gate Stacks: Carrier Mobility Impact of Traps and Fixed Charge," presented at the 36th IEEE Semiconductor Interface Specialists Conference (SISC), Arlington, VA, 2005.
  58. M. V. Fischetti, D. A. Neumayer, and E. A. Cartier, "Effective Electron Mobility in Si Inversion Layers in Metal-Oxide-Semiconductor Systems with a High-Kappa Insulator: The Role of Remote Phonon Scattering," *J. Appl. Phys.* **90**, 4587-4608 (2001).
  59. Z. Ren, M. Fischetti, E. P. Gusev, E. Cartier, and M. Chudzik, "Inversion Channel Mobility in High- $\kappa$  High Performance MOSFETs," *Symp. VLSI Technol.*, p. 793 (2003).
  60. M. M. Frank, V. K. Paruchuri, V. Narayanan, N. Bojarczuk, B. Linder, S. Zafar, E. A. Cartier, E. P. Gusev, P. C. Jamison, K.-L. Lee, M. L. Steen, M. Copel, S. A. Cohen, K. Maitra, X. Wang, P. M. Kozlowski, J. S. Newbury, D. R. Medeiros, P. Oldiges, S. Guha, R. Jammy, M. Jeong, and G. Shahidi, "Poly-Si/High- $\kappa$  Gate Stacks with Near-Ideal Threshold Voltage and Mobility," *IEEE VLSI-TSA Tech. International Symposium on VLSI Technology*, 2005, pp. 97-98.
  61. J. Koomen, "Investigation of the MOST Channel Conductance in Weak Inversion," *Solid-State Electron.* **16**, 801-810 (1973).
  62. C. G. Sodini, T. W. Ekstedt, and J. L. Moll, "Charge Accumulation and Mobility in Thin Dielectric MOS Transistors," *Solid-State Electron.* **25**, 833-841 (1982).
  63. T. Hori, "Inversion Layer Mobility Under High Normal Field in Nitrided-Oxide Mosfets," *IEEE Trans. Electron Devices* **37**, 2058-2069 (1990).
  64. E. P. Gusev, H.-C. Lu, E. L. Garfunkel, T. Gustafsson, and M. L. Green, "Growth and Characterization of Ultrathin

- Nitrided Silicon Oxide Films," *IBM J. Res. & Dev.* **43**, No. 3, 265-286 (1999).
65. E. P. Gusev, D. A. Buchanan, P. Jamison, T. H. Zabel, and M. Copel, "Ultrathin Nitrided Gate Dielectrics by Plasma-Assisted Processing," *Microelectron. Eng.* **48**, 67 (1999).
66. E. P. Gusev, E. Cartier, D. A. Buchanan, M. A. Gribelyuk, M. Copel, H. Okorn-Schmidt, and C. D'Emic, "Ultrathin High- $\kappa$  Metal Oxides on Silicon: Processing, Characterization and Integration Issues," *Microelectron. Eng.* **59**, 341 (2001).
67. C. Hobbs, L. Fonseca, V. Dhandapani, S. Samavedam, B. Taylor, J. Grant, L. Dip, D. Triyoso, R. Hegde, D. Gilmer, R. Garcia, D. Roan, L. Lovejoy, R. S. Rai, L. Hebert, H. Tseng, B. White, and P. Tobin, "Fermi Level Pinning at the Poly-Si/Metal Oxide Interface," *Symp. VLSI Technol.*, p. 9 (2003).
68. C. C. Hobbs, L. R. C. Fonseca, A. Knizhnik, V. Dhandapani, S. B. Samavedam, W. J. Taylor, J. M. Grant, L. G. Dip, D. H. Triyoso, R. I. Hegde, D. C. Gilmer, R. Garcia, D. Roan, M. L. Lovejoy, R. S. Rai, E. A. Hebert, H. H. Tseng, S. G. H. Anderson, B. E. White, and P. J. Tobin, "Fermi-Level Pinning at the Polysilicon Metal Oxide Interface—Part II," *IEEE Trans. Electron Devices* **51**, 978-984 (2004).
69. C. C. Hobbs, L. R. C. Fonseca, A. Knizhnik, V. Dhandapani, S. B. Samavedam, W. J. Taylor, J. M. Grant, L. G. Dip, D. H. Triyoso, R. I. Hegde, D. C. Gilmer, R. Garcia, D. Roan, M. L. Lovejoy, R. S. Rai, E. A. Hebert, H. H. Tseng, S. G. H. Anderson, B. E. White, and P. J. Tobin, "Fermi-Level Pinning at the Polysilicon/Metal Oxide Interface—Part I," *IEEE Trans. Electron Devices* **51**, 971-977 (2004).
70. E. Cartier, V. Narayanan, E. P. Gusev, P. Jamison, B. Linder, M. Steen, K. K. Chan, M. Frank, N. Bojarczuk, M. Copel, S. A. Cohen, S. Zafar, A. Callegari, M. Gribelyuk, M. P. Chudzik, J. C. Cabral, R. Carruthers, C. D'Emic, J. Newbury, D. Lacey, S. Guha, and R. Jammy, "Systematic Study of pFET  $V_t$  with Hf-Based Gate Stacks with Poly-Si and FUSI Gates," *Symp. VLSI Technol.*, p. 44 (2004).
71. M. Miyamura, K. Masuzaki, H. Watanabe, N. Ikarashi, and T. Tatsumi, "Origin of Flatband Voltage Shift in Poly-Si/Hf-Based High- $\kappa$  Gate Dielectrics and Flatband Voltage Dependence on Gate Stack Structure," *Jpn. J. Appl. Phys. Part 1* **43**, 7843-7847 (2004).
72. W. Deweerdt, V. Kaushik, J. Chen, Y. Shimamoto, T. Schram, L. A. Ragnarsson, A. Delabie, L. Pantisano, B. Eyckens, J. W. Maes, S. De Gendt, and M. Heyns, "Potential Remedies for the  $V_t/V_{th}$ -Shift Problem of Hf/Polysilicon-Based Gate Stacks: A Solution-Based Survey," *Microelectron. Reliabil.* **45**, 786-789 (2005).
73. V. Kaushik, E. Rohr, S. Hyun, S. D. Gendt, S. V. Elshocht, A. Delabie, J.-L. Everaert, A. Veloso, S. Brus, L. Ragnarsson, O. Richard, M. Caymax, and M. Heyns, "Threshold Voltage Control in PMOSFETs with Polysilicon or Fully-Silicided Gates on Hf-Based Gate Dielectric Using Controlled Lateral Oxidation," *Proceedings of the Conference on High Dielectric Constant Gate Stacks III*, S. Kar, D. Misra, H. Iwai, M. Houssa, D. Landheer, W. Tsai, S. De Gendt, and A. Chin, Eds., Electrochemical Society, NJ, in press.
74. H. Takeuchi, H. Y. Wong, D. Ha, and T.-J. King, "Impact of Oxygen Vacancies on High- $\kappa$  Gate Stack Engineering," *IEDM Tech. Digest*, pp. 829-832 (2004).
75. E. Cartier, F. R. McFeely, V. Narayanan, P. Jamison, B. P. Linder, M. Copel, V. K. Paruchuri, V. S. Basker, R. Haight, D. Lim, R. Carruthers, T. Shaw, M. Steen, J. Sleight, J. Rubino, H. Deligianni, S. Guha, R. Jammy, and G. Shahidi, "Role of Oxygen Vacancies in  $V_{th}/V_t$  Stability of pFET Metals on  $HfO_2$ ," *Symp. VLSI Technol.*, p. 230 (2005).
76. W. E. Spicer, Z. Liliental-Weber, E. Weber, N. Newman, T. Kendelewicz, R. Cao, C. McCants, P. Mahowald, K. Miyano, and I. Lindau, "The Advanced Unified Defect Model for Schottky Barrier Formation," *J. Vac. Sci. Technol. B* **6**, 1245 (1988).
77. M. M. Frank, G. D. Wilk, D. Starodub, T. Gustafsson, E. Garfunkel, Y. J. Chabal, J. Graul, and D. A. Muller, " $HfO_2$  and  $Al_2O_3$  Gate Dielectrics on GaAs Grown by Atomic Layer Deposition," *Appl. Phys. Lett.* **86**, 152904 (2005).
78. K. Shiraishi, K. Yamada, K. Torii, Y. Akasaka, K. Nakajima, M. Konno, T. Chikyow, H. Kitajima, and T. Arikado, "Oxygen Vacancy Induced Substantial Threshold Voltage Shifts in the Hf-Based High- $\kappa$  MISFET with p<sup>+</sup>poly-Si Gates—A Theoretical Approach," *Jpn. J. Appl. Phys.* **43**, L1413-L1415 (2004).
79. K. Shiraishi, K. Yamada, K. Torii, Y. Akasaka, K. Nakajima, M. Kohno, T. Chikyo, H. Kitajima, and T. Arikado, "Physics in Fermi Level Pinning at the PolySi/Hf-Based High- $\kappa$  Oxide Interface," *Symp. VLSI Technol.*, p. 108 (2004).
80. T. Sakoda, M. Yamaguchi, H. Minakata, M. Nakamura, M. Fukuda, Y. Sugiyama, and Y. Nara, "The Threshold Voltage Control Method for Poly-Si Gated High- $\kappa$  MOSFETs with  $HfO_2$  and In-Situ Metal-Oxynitride Gate Stack," *Proceedings of the International Workshop on Dielectric Thin Films for Future ULSI Devices*, 2004, p. 11.
81. H.-S. Jung, J.-H. Lee, S. K. Han, Y.-S. Kim, H. J. Lim, M. J. Kim, S. J. Doh, M. Y. Yu, N.-I. Lee, H.-L. Lee, T.-S. Jeon, H.-J. Cho, S. B. Kang, S. Y. Kim, I. S. Park, D. Kim, H. S. Baik, and Y. S. Chung, "A Highly Manufacturable MIPS (Metal Inserted Poly-Si Stack) Technology with Novel Threshold Voltage Control," *Symp. VLSI Technol.*, pp. 232-233 (2005).
82. W. S. Kim, S. Kamiyama, T. Aoyama, H. Itoh, T. Maeda, T. Kawahara, K. Torii, H. Kitajima, and T. Arikado, "Depletion-Free Poly-Si Gate High- $\kappa$  CMOSFETs," *IEDM Tech. Digest*, pp. 833-836 (2004).
83. H. J. Li and M. I. Gardner, "Dual High- $\kappa$  Gate Dielectric with Poly Gate Electrode: HfSiON on nMOS and  $Al_2O_3$  Capping Layer on pMOS," *IEEE Electron Device Lett.* **26**, 441-444 (2005).
84. K. Maitra, B. P. Linder, E. P. Gusev, V. Narayanan, M. M. Frank, and E. A. Cartier, "On the Location and Magnitude of Trapped Charge in Poly-Si ALD- $Al_2O_3$  Capped Hf-Silicate Gate Stacks," *Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS: New Materials, Processes, and Equipment*, E. P. Gusev, L. J. Chen, D.-L. Kwong, P. J. Timans, F. Roozeboom, M. C. Öztürk, and H. Iwai, Eds., PV 2005-05, Electrochemical Society, Pennington, NJ, 2005, pp. 118-124.
85. K. L. Lee, M. M. Frank, V. Paruchuri, E. Cartier, B. Linder, N. Bojarczuk, X. Wang, J. Rubino, M. Steen, P. Kozlowski, J. Newbury, E. Sikorski, P. Flaitz, M. Gribelyuk, P. Jamison, G. Singco, V. Narayanan, S. Zafar, S. Guha, P. Oldiges, R. Jammy, and M. Jeong, "Poly-Si/ $AlN/HfSiO$  Stack for Ideal Threshold Voltage and Mobility in Sub-100 nm MOSFETs," *Symp. VLSI Technol.*, pp. 202-203 (2006).
86. C. Cabral, Jr., C. Lavoie, A. S. Ozcan, R. S. Amos, V. Narayanan, E. P. Gusev, J. L. Jordan-Sweet, and J. M. E. Harper, "Evaluation of Thermal Stability for CMOS Gate Metal Materials," *J. Electrochem. Soc.* **151**, F283 (2004).
87. S. B. Samavedam, L. B. La, J. Smith, S. Dakshina-Murthy, E. Luckowski, J. Schaeffer, M. Zavala, R. Martin, V. Dhandapani, D. Triyoso, H. H. Tseng, P. J. Tobin, D. C. Gilmer, C. Hobbs, W. J. Taylor, J. M. Grant, R. I. Hegde, J. Mogab, C. Thomas, P. Abramowitz, M. Moosa, J. Conner, J. Jiang, V. Arunachalam, M. Sadd, B.-Y. Nguyen, and B. White, "Dual-Metal Gate CMOS with  $HfO_2$  Gate Dielectric," *IEDM Tech. Digest*, p. 433 (2002).
88. V. Ku, R. Amos, A. Steegen, J. C. Cabral, V. Narayanan, P. Jamison, P. Nguyen, Y. Li, M. Gribelyuk, Y. Wang, J. Cai, A. Callegari, F. McFeely, P. Jamin, K. Wong, E. Wu, A. Chou, D. Boyd, H. Ng, M. Jeong, C. Wann, R. Jammy, and W. Haensch, "Low  $T_{inv}$  (1.8 nm) Metal-Gated



- MOSFETs on SiO<sub>2</sub> Based Gate Dielectrics for High Performance Logic Applications," *Extended Abstracts of the 2003 International Conference on Solid State Devices and Materials*, 2003, p. 730.
89. Y. Akasaka, K. Miyagawa, T. Sasaki, K. Shiraishi, S. Kamiyama, O. Ogawa, F. Ootsuka, and Y. Nara, "Impact of Electrode-Side Chemical Structures on Electron Mobility in Metal/HfO<sub>2</sub> MISFETs with Sub-1 nm EOT," *Symp. VLSI Technol.*, p. 228 (2005).
90. Z. Q. Chen, V. Misra, R. P. Haggerty, and S. Stemmer, "Stability of Ru- and Ta-Based Metal Gate Electrodes in Contact with Dielectrics for Si-CMOS," *Phys. Stat. Solidi* **241**, 2253 (2004).
91. W. Tsai, L.-A. Ragnarsson, L. Pantisano, P. J. Chen, B. Onsia, T. Schram, E. Cartier, A. Kerber, E. Young, M. Caymax, S. De Gendt, and M. Heyns, "Performance Comparison of Sub 1 nm Sputtered TiN/HfO<sub>2</sub> nMOS and pMOSFETs," *IEDM Tech. Digest*, p. 311 (2003).
92. J. K. Schaeffer, L. R. C. Fonseca, S. B. Samavedam, Y. Liang, P. J. Tobin, and B. E. White, "Contributions to the Effective Work Function of Platinum on Hafnium Dioxide," *Appl. Phys. Lett.* **85**, 1826-1828 (2004).
93. A. Callegari, P. Jamison, E. Carrier, S. Zafar, E. Gusev, V. Narayanan, A. D'Emic, D. Lacey, F. R. McFeely, R. Jammy, M. Gribelyuk, J. Shepard, W. Andreoni, A. Curioni, and C. Pignodoli, "Interface Engineering for Enhanced Electron Mobilities in W/HfO<sub>2</sub> Gate Stacks," *IEDM Tech. Digest*, p. 825 (2004).
94. V. Narayanan, A. Callegari, F. R. McFeely, K. Nakamura, P. Jamison, S. Zafar, E. Cartier, A. Steegen, V. Ku, P. Nguyen, K. Milkove, C. J. Cabral, M. Gribelyuk, C. Wajda, Y. Kawano, D. Lacey, Y. Li, E. Sikorski, F. Duch, H. Ng, C. Wann, R. Jammy, M. Jeong, and G. Shahidi, "Dual Work Function Metal Gate CMOS Using CVD Metal Electrodes," *Symp. VLSI Technol.*, p. 192 (2004).
95. M. Fischetti, D. Neumayer, and E. Cartier, "Effective Electron Mobility in Si Inversion Layers in MOS Systems with a High- $k$  Insulator: The Role of Remote Phonon Scattering," *J. Appl. Phys.* **90**, 4587 (2001).
96. H. S. Baik, M. Kim, G.-S. Park, S. A. Song, M. Varela, A. Franceschetti, S. T. Pantelides, and S. J. Pennycook, "Interface Structure and Non-Stoichiometry in HfO<sub>2</sub> Dielectrics," *Appl. Phys. Lett.* **85**, 672-674 (2004).
97. M. Copel, M. C. Reuter, and P. Jamison, "Interlayer Composition of HfO<sub>2</sub>/Si (001) films," *Appl. Phys. Lett.* **85**, 458-460 (2004).
98. G. Bersuker, J. Peterson, J. Barnett, A. Korkin, J. H. Sim, R. Choi, B. H. Lee, J. Greer, P. Lysaght, and H. R. Huff, "Properties of the Interfacial Layer in the High- $k$  Gate Stack and Transistor Performance," *Advanced Gate Stack, Source/Drain, and Channel Engineering for Si-Based CMOS: New Materials, Processes, and Equipment*, E. P. Gusev, L. J. Chen, H. Iwai, D. L. Kwong, M. Ozturk, F. Roozeboom, and P. Timans, Eds., PV 2005-05, Electrochemical Society, Piscataway, NJ, 2005, p. 141.
99. L.-Å. Ragnarsson, S. Severi, L. Trojman, D. P. Brunco, K. D. Johnson, A. Delabie, T. Schram, W. Tsai, G. Groeseneken, K. De Meyer, S. De Gendt, and M. Heyns, "High Performing 8 Å EOT HfO<sub>2</sub>/TaN Low Thermal-Budget n-Channel FETs with Solid-Phase Epitaxially Regrown (SPER) Junctions," *Symp. VLSI Technol.*, p. 234 (2005).
100. K. Maitra, "Electron Transport in Bulk-Si NMOSFETs in Presence of High- $k$  Gate Insulator—Charge Trapping and Mobility," Ph.D. Dissertation, North Carolina State University, Raleigh, 2005.
101. G. Lucovsky and J. C. Phillips, "Bond Strain and Interfaces in High- $k$  Gate Stacks," *Microelectron. Reliab.* **45**, 770 (2005).
102. V. Narayanan, K. Maitra, B. P. Linder, V. K. Paruchuri, E. P. Gusev, P. Jamison, M. M. Frank, M. L. Steen, D. La Tulipe, J. Arnold, R. Carruthers, D. L. Lacey, and E. Cartier, "Process Optimization for High Electron Mobility in nMOSFETs with Aggressively Scaled HfO<sub>2</sub>/Metal Stacks," *IEEE Electron Device Lett.* (2006), in press.
103. R. Chau, S. Datta, M. Doczy, B. Doyle, J. Kavalieros, and M. Metz, "High- $k$  Metal-Gate Stack and Its MOSFET Characteristics," *IEEE Electron Device Lett.* **25**, 408 (2004).
104. P. D. Kirsch, J. H. Sim, S. C. Song, S. Krishnan, J. Peterson, H.-J. Li, M. Quevedo-Lopez, C. D. Young, R. Choi, N. Moumen, P. Majhi, Q. Wang, J. G. Ekerdt, G. Bersuker, and B. H. Lee, "Mobility Enhancement of High- $k$  Gate Stacks Through Reduced Transient Charging," *Proceedings of the 35th European Solid-State Device Research Conference*, Grenoble, France, 2005, p. 367.
105. E. J. Preisler, S. Guha, M. Copel, N. A. Bojarczuk, M. C. Reuter, and E. Gusev, "Interfacial Oxide Formation from Intrinsic Oxygen in W-HfO<sub>2</sub> Gated Silicon Field-Effect Transistors," *J. Appl. Phys.* **85**, 6230 (2004).
106. Y.-S. Suh, G. P. Heuss, and V. Misra, "Electrical Characteristics of TaSi<sub>3</sub>N<sub>2</sub>/SiO<sub>2</sub>/Si Structures by Fowler-Nordheim Current Analysis," *Appl. Phys. Lett.* **80**, 1403 (2002).
107. R. G. Wilson, "Vacuum Thermionic Work Functions of Polycrystalline Nb, Mo, Ta, Re, Os, Ir," *J. Appl. Phys.* **37**, 3170 (1966).
108. S. Zafar, V. Narayanan, A. Callegari, F. R. McFeely, P. Jamison, E. Gusev, C. Cabral, and R. Jammy, "HfO<sub>2</sub>/Metal Stacks: Determination of Energy Level Diagram, Work Functions and Their Dependence on Metal Deposition," *Symp. VLSI Technol.*, p. 44 (2005).
109. C. Hobbs, L. Fonseca, V. Dhandapani, S. Samavedam, B. Taylor, J. Grant, L. Dip, D. Triyoso, R. Hedge, D. Gilmer, R. Garcia, D. Roan, L. Lovejoy, R. Rai, L. Hebert, H. Tseng, B. White, and P. Tobin, "Fermi-Level Pinning at the PolySi/Metal Oxide Interface," *Symp. VLSI Technol.*, p. 9 (2003).
110. K. Xiong and J. Robertson, "Point Defects in HfO<sub>2</sub> High- $k$  Gate Oxide," *Microelectron. Eng.* **80**, 408 (2005).
111. Y. C. Yeo, T. J. King, and C. M. Hu, "Metal-Dielectric Band Alignment and Its Implications for Metal Gate Complementary Metal-Oxide-Semiconductor Technology," *J. Appl. Phys.* **92**, 7266-7271 (2002).
112. D. Lim, R. Haight, M. Copel, and E. Cartier, "Oxygen Defects and Fermi Level Location in Metal-Hafnium Oxide-Silicon Structures," *Appl. Phys. Lett.* **87**, 072902 (2005).
113. S. Zafar, A. Callegari, E. P. Gusev, and M. V. Fischetti, "Charge Trapping Related Threshold Voltage Instabilities in High Permittivity Gate Dielectric Stacks," *J. Appl. Phys.* **93**, 9298 (2003).
114. E. P. Gusev, C. P. D'Emic, S. Zafar, and A. Kumar, "Charge Trapping and Detrapping in HfO<sub>2</sub> High- $k$  Gate Stacks," *Microelectron. Eng.* **72**, 273 (2004).
115. E. P. Gusev, V. Narayanan, S. Zafar, C. Cabral, Jr., E. Cartier, N. Bojarczuk, A. Callegari, R. Carruthers, M. Chudzik, C. D'Emic, E. Duch, P. Jamison, P. Kozlowski, D. La Tulipe, K. Maitra, F. R. McFeely, J. Newbury, V. Paruchuri, and M. Steen, "Charge Trapping in Aggressively Scaled Metal Gate/High- $k$  Stacks," *IEDM Tech. Digest*, p. 729 (2004).
116. S. Zafar, Y. H. Lee, and J. Stathis, "Evaluation of NBTI in HfO<sub>2</sub> Gate-Dielectric Stacks with Tungsten Gates," *IEEE Electron Device Lett.* **25**, 153-155 (2004).
117. S. P. Murarka, "Refractory Silicides for Integrated Circuits," *J. Vac. Sci. Technol.* **17**, 775 (1980).
118. S. P. Murarka, D. B. Fraser, A. Sinha, and H. J. Levinstein, "Refractory Silicides of Ti and Ta for Low-Resistivity Gates and Interconnects," *IEEE Trans. Electron Devices* **27**, 1409 (1980).
119. S. Inoue, N. Toyokura, T. Nakamura, and H. Ishikawa, "Phosphorus-Doped Molybdenum Silicide Films for LSI Applications," *J. Electrochem. Soc.* **128**, 2402 (1981).
120. T. Mochizuki, T. Tsujimaru, M. Kashiwagi, and Y. Nishi, "Film Properties of MoSi<sub>2</sub> and Their Application to Self-

- Aligned  $\text{MoSi}_2$  Gate MOSFET," *IEEE Trans. Electron Devices* 27, 1431 (1980).
121. M. Qin, V. M. C. Poon, and S. C. H. Ho, "Investigation of Polycrystalline Nickel Silicide Films as Gate Materials," *J. Electrochem. Soc.* 148, G271 (2001).
122. K. Roh, S. Youn, S. Yang, and Y. Roh, "Tungsten Silicide for Alternate Gate Metal in MOS Devices," *J. Vac. Sci. Technol. A* 19, 1562 (2001).
123. B. Tavel, T. Skotnicki, G. Pares, N. Carriere, M. Rivoire, F. Leverd, C. Julien, J. Torres, and R. Pantel, "Totally Silicided ( $\text{CoSi}_2$ ) Polysilicon: A Novel Approach to Very-Low-Resistive Gate Without Metal CMP nor Etching," *IEDM Tech. Digest*, p. 3751 (2001).
124. Z. Krivokapic, W. P. Maszara, K. Achutan, P. King, J. Gray, M. Sidorow, E. Zhao, J. Zhang, J. Chan, A. Marathe, and M. R. Lin, "Nickel Silicide Metal Gate FDSOI Devices with Improved Oxide Leakage," *IEDM Tech. Digest*, p. 271 (2002).
125. W. P. Maszara, Z. Krivokapic, P. King, J. S. Goo, and M. R. Lin, "Transistors with Dual Work Function Metal Gates by Single Full Silicidation (FUSI) of Polysilicon," *IEDM Tech. Digest*, p. 367 (2002).
126. J. Kedzierski, D. Boyd, P. Ronsheim, S. Zafar, J. Newbury, J. Ott, C. Cabral, M. Jeong, and W. Haensch, "Threshold Voltage Control in NiSi-Gated MOSFETs Through Silicidation Induced Impurity Segregation," *IEDM Tech. Digest*, p. 1331 (2003).
127. J. Kedzierski, D. Boyd, Y. Zhang, M. Steen, F. F. Jamin, J. Benedict, M. Jeong, and W. Haensch, "Issues in NiSi-Gated FDSOI Device Integration," *IEDM Tech. Digest*, p. 1841 (2003).
128. C. Y. Lin, M. W. Ma, A. Chin, Y. C. Yeo, C. Zhu, M. F. Li, and D. L. Kwong, "Fully Silicided NiSi Gate on  $\text{La}_2\text{O}_3$  MOSFETs," *IEEE Electron Device Lett.* 24, 348 (2003).
129. D. Aime, B. Froment, F. Cacho, V. Carron, S. Descombes, Y. Morand, N. Emonet, F. Wacquant, T. Farjot, S. Jullian, C. Laviron, M. Juhel, R. Pantel, R. Molins, D. Delille, A. Halimaoui, and D. Bensahel, "Work Function Tuning Through Dopant Scanning and Related Effects in Ni Fully Silicided Gate for Sub-45 nm Nodes CMOS," *IEDM Tech. Digest*, pp. 87-90 (2004).
130. K. G. Anil, A. Veloso, S. Kubicek, T. Schram, E. Augendre, J. F. deMarneffe, K. Devriendt, A. Lauwers, S. Brus, K. Henson, and S. Biesemans, "Demonstration of Fully Ni-Silicided Metal Gate on  $\text{HfO}_2$  Based High- $\kappa$  Gate Dielectrics as a Candidate for Low Power Applications," *Symp. VLSI Technol.*, p. 190 (2004).
131. E. P. Gusev, C. Cabral, B. P. Linder, Y. H. Kim, K. Maitra, E. Cartier, H. Nayfeh, R. Amos, G. Biery, N. Bojarczuk, A. Callegari, R. Carruthers, S. A. Cohen, M. Copel, S. Fang, M. Frank, S. Guha, M. Gribelyuk, P. Jamison, R. Jammy, M. Jeong, J. Kedzierski, P. Kozlowski, V. Ku, D. Lacey, D. La Tulipe, V. Narayanan, H. Ng, P. Nguyen, J. Newbury, V. Paruchuri, R. Rengarajan, G. Shahidi, A. Steegen, M. Steen, S. Zafar, and Y. Zhang, "Advanced Gate Stacks with Fully Silicided (FUSI) Gates and High- $\kappa$  Dielectrics: Enhanced Performance at Reduced Gate Leakage," *IEDM Tech. Digest*, pp. 79-82 (2004).
132. W. Maszara, "Fully Silicided Metal Gates for High Performance CMOS Technology," *Advanced Short-Time Thermal Processing for Si-Based CMOS Devices II*, E. P. Gusev, F. Roozeboom, P. Timans, M. Ozturk, L. Chen, and G. Miner, Eds., Electrochemical Society, Pennington, NJ, 2004.
133. T. Nabatame, M. Kadoshima, K. Iwamoto, N. Mise, S. Magita, M. Ohno, H. Ota, N. Yasuda, A. Ogawa, K. Tomimaga, H. Satake, and A. Toriumi, "Partial Silicides Technology for Tunable Work Function Electrodes on High- $\kappa$  Dielectrics," *IEDM Tech. Digest*, p. 421 (2004).
134. C. S. Park, B. J. Cho, and D. L. Kwong, "Thermally Stable Fully Silicided Hf-Silicide Metal Gate Electrode," *IEEE Electron Device Lett.* 25, 610 (2004).
135. J. H. Sim, H. C. Wen, J. P. Lu, and D. L. Kwong, "Work Function Tuning of Fully Silicided NiSi Metal Gates Using a TiN Capping Layer," *IEEE Electron Device Lett.* 25, 610 (2004).
136. P. Xuan and J. Bokor, "Investigation of NiSi and TiSi as CMOS Gate Material," *IEEE Electron Device Lett.* 24, 634 (2004).
137. D. S. Yu, C. H. Huang, A. Chin, C. Zhu, M. F. Li, B. J. Cho, and D. L. Kwong, " $\text{Al}_2\text{O}_3$ -Ge-on-Insulator n- and p-MOSFETs with Fully NiSi and NiGe Dual Gates," *IEEE Electron Device Lett.* 25, 138 (2004).
138. N. Biswas, J. Gurganus, V. Misra, Y. Yang, and S. Stemmer, "Evaluation of Ni and Mo Silicides for Dual Gate CMOS Applications," *Appl. Phys. Lett.* 86, 22105 (2005).
139. C. Y. Kang, P. Lasaght, R. Choi, B. H. Lee, S. J. Rhee, C. H. Choi, M. S. Akbar, and J. C. Lee, "Nickel-Silicide Phase Effects on Flatband Voltage Shift and Equivalent Oxide Thickness Decrease of Hafnium Silicon Oxynitride MOS Capacitors," *Appl. Phys. Lett.* 86, 222906 (2005).
140. Y. H. Kim, C. Cabral, E. P. Gusev, R. Carruthers, L. Gignac, M. Gribelyuk, E. Cartier, V. Narayanan, J. Newbury, B. Price, J. Acevedo, P. Jamison, B. Linder, W. Natzle, J. Cai, R. Jammy, and M. Jeong, "Systematic Study of Workfunction Engineering Using NiSi Alloy FUSI Metal Gates with Advanced Gate Stacks," *IEDM Tech. Digest* (2005).
141. H. C. Wen, J. Liu, J. H. Sim, J. P. Lu, and D. L. Kwong, "Investigation of Dopant Effects in  $\text{CoSi}_2$  and NiSi Fully Silicided Metal Gates," *Electrochem. & Solid-State Lett.* 8, G119 (2005).
142. H. C. Wen, J. H. Sim, J. P. Lu, and D. L. Kwong, "Effect of Ni Thickness Dependence on NiSi FUSI Metal Gate Characteristics," *Electrochem. & Solid-State Lett.* 7, G258 (2005).
143. Y. Lebedinskii, A. Zenkevich, and E. P. Gusev, "Monitoring of Fermi Level Variations at Metal/High- $\kappa$  Interfaces with In Situ X-Ray Photoelectron Spectroscopy," *Defects in High- $\kappa$  Dielectric Stacks*, E. P. Gusev, Ed., Springer, New York, 2006, p. 339.
144. M. Niwa, R. Mitsuhashi, K. Yamamoto, S. Hayashi, A. Rothchild, S. Kubicek, S. D. Gendt, and S. Biesemans, "PVD-High- $\kappa$  Gate Dielectrics with FUSI Gate and Influence of PDA Treatment on On-State Drive Current," *Defects in High- $\kappa$  Dielectric Stacks*, E. P. Gusev, Ed., Springer, New York, 2006, p. 1.
145. K. S. Krisch, J. D. Bude, and L. Manchanda, "Gate Capacitance Attenuation in MOS Devices with Thin Gate Dielectrics," *IEEE Electron Device Lett.* 17, 521 (1996).

Received October 20, 2005; accepted for publication March 3, 2006; Internet publication August 6, 2006

**Evgeni P. Gusev** *QUALCOMM MEMS Technologies, 2581 Junction Avenue, San Jose, California 95134.* Dr. Gusev received his M.S. (applied physics/molecular physics) and Ph.D. (solid-state physics) degrees from the Moscow Engineering Physics Institute (MEPhI) in 1988 and 1991. After graduation, he worked at MEPhI as a Research Associate for two years. In 1993, he joined the Laboratory for Surface Modification at Rutgers University, where he performed research on fundamental aspects of gate dielectrics, first as a Postdoctoral Fellow and then as a Research Assistant Professor. In 1997, he held an appointment as Visiting Professor at the Research Center for Nanodevices and Systems, Hiroshima University, Japan. Dr. Gusev subsequently joined IBM, where he was responsible for several projects related to gate stack processing, characterization, and device integration at both the Semiconductor Research and Development Center (SRDC) in East Fishkill, New York, and the Thomas J. Watson Research Center in Yorktown Heights, New York. In 2005 he joined the QUALCOMM Technology Development Center in San Jose as the Director of the Department of Materials and Device Research and Development. Dr. Gusev has also contributed to the technical R&D community, with nine edited books, more than 140 publications, and 20 issued and filed patents. He is a member of several professional committees, panels, and societies.

**Vijay Narayanan** *IBM Research Division, Thomas J. Watson Research Center, P.O. Box 218, Yorktown Heights, New York 10598 (vijayna@us.ibm.com).* Dr. Narayanan is a Research Staff Member in the Silicon Technology Department at the IBM Thomas J. Watson Research Center. He received his B.Tech. degree in metallurgical engineering from the Indian Institute of Technology, Madras (1995), and his M.S. (1996) and Ph.D. (1999) degrees in materials science and engineering from Carnegie Mellon University, where his dissertation concentrated on understanding the origins of line and planar defects during the epitaxial growth of gallium phosphide on different orientations of Si. In 1999, Dr. Narayanan joined the Department of Chemical and Materials Engineering at Arizona State University as a postdoctoral research associate, with a focus on the initial stages of nucleation and growth of III-V nitrides on sapphire and Si substrates grown by MOCVD. Dr. Narayanan joined IBM in 2001. His current research concerns advanced gate stack technologies including, high- $\kappa$ -metal gate devices for the 45-nm-technology node and beyond. He is an author or co-author of more than 30 peer-reviewed journal and conference papers, and he holds six U.S. patents.

**Martin M. Frank** *IBM Research Division, Thomas J. Watson Research Center, P.O. Box 218, Yorktown Heights, New York 10598 (mmfrank@us.ibm.com).* Dr. Frank is a Research Staff Member in the Silicon Technology Department at the Thomas J. Watson Research Center. He received a Diplom degree in physics from Ruhr-Universität Bochum, Germany, in 1996. He then performed graduate research on oxide-supported metal nanoparticles at Fritz-Haber-Institut der Max-Planck-Gesellschaft in Berlin, Germany, as a scholar of the German National Merit Foundation, and received a Ph.D. degree in physics from Humboldt-Universität zu Berlin in 2000. During a subsequent postdoctoral appointment at Rutgers University, in collaboration with Agere Systems at Lucent Technologies' Bell Laboratories, he studied dielectric and semiconductor growth on silicon and compound semiconductor surfaces, and metal electrode deposition onto self-assembled monolayers. Dr. Frank joined IBM in 2003. His current research concentrates on high- $\kappa$  gate stacks on silicon and on high-carrier-mobility materials. During an assignment to the Interuniversity MicroElectronics Center (IMEC) in Louven, Belgium, he also commenced studies of photoresist chemistry. Dr. Frank is an author or coauthor of more than 40 papers and one patent. In 2000, he received the Otto Hahn Medal for outstanding scientific achievements.